Activity Report 2015

Team POSTALE

Performance Optimization by Software Transformation and Algorithms & Librarie
Enhancement

Inria teams are typically groups of researchers working on the definition of a common project, and objectives, with the goal to arrive at the creation of a project-team. Such project-teams may include other partners (universities or research institutions).
Table of contents

1. Members ................................................................. 1
2. Overall Objectives .................................................. 2
3. Research Program .................................................... 2
   3.1. Architectures and program optimization 2
      3.1.1. Optimization techniques for data and energy 2
          3.1.1.1. Scientific context 2
          3.1.1.2. Activity description and recent achievements 3
              3.1.1.2.1. Optimization for data: 3
              3.1.1.2.2. Optimizing energy: 4
          3.1.1.3. Research tracks for the 4 next years 4
      3.1.2. Generative programming for new parallel architectures 5
          3.1.2.1. Scientific context 5
          3.1.2.2. Activity description and recent achievements 5
          3.1.2.3. Research tracks for the 4 next years 7
      3.1.3. Systematizing and automating program optimization 8
          3.1.3.1. Scientific context 8
          3.1.3.2. Activity description and recent achievements 8
          3.1.3.3. Research tracks for the 4 next years 9
   3.2. High-level HPC libraries and applications 11
      3.2.1. Taking advantage of heterogeneous parallel architectures 11
          3.2.1.1. Activity description 11
          3.2.1.2. Research tracks for the 4 next years 11
              3.2.1.2.1. Towards automatic generation of dense linear solvers: 11
              3.2.1.2.2. Communication avoiding algorithms for heterogeneous platforms: 12
              3.2.1.2.3. Application to numerical fluid mechanics: 12
      3.2.2. Randomized algorithms in HPC applications 12
          3.2.2.1. Extension of random butterfly transformations to sparse matrices: 13
          3.2.2.2. Randomized algorithms on large clusters of multicore: 14
          3.2.2.3. Extension of statistical estimation techniques to eigenvalue and singular value problems: 14
              3.2.2.4. Random orthogonal matrices: 14
      3.2.3. Embedded high-performance systems & computer vision 14
          3.2.3.1. Activity description and recent achievements 15
          3.2.3.2. Future: system, image & arithmetic 16
   4. Highlights of the Year ........................................... 17
5. New Software and Platforms ....................................... 17
   5.1. Boost.SIMD 17
   5.2. CovTrack 17
   5.3. Dohko 17
   5.4. Molly 17
   5.5. MyNRC 18
   5.6. NT2 18
6. New Results .......................................................... 18
   6.1. Parallel light speed labeling: the world’s fastest connected component labeling for multicore processors 18
   6.2. Opening Polyhedral Compiler’s Black Box 18
   6.3. Automating Resource Selection and Configuration in Inter-clouds through a Software Product Line Method 19
   6.4. A Randomized LU-based Solver Using GPU and Intel Xeon Phi Accelerators 19
6.5. Metaprogramming dense linear algebra solvers. Applications to multi and many-core architectures 19
6.6. Using Random Butterfly Transformations in Parallel Schur Complement-Based Preconditioning 20
6.7. LU Preconditioning for Overdetermined Sparse Least Squares Problems 20
6.8. Dense Symmetric Indefinite Factorization on GPU Accelerated Architectures 20
6.9. Computing least squares condition numbers on hybrid multicore/GPU systems 20
6.10. Towards a High-Performance Tensor Algebra Package for Accelerators 21

7. Bilateral Contracts and Grants with Industry .................................................. 21

8. Partnerships and Cooperations ................................................................. 21
8.1. National Initiatives 21
8.2. International Initiatives 22
8.3. International Research Visitors 22
8.3.1. Visits of International Scientists 22
8.3.2. Visits to International Teams 22

9. Dissemination .......................................................................................... 22
9.1. Promoting Scientific Activities 22
9.1.1. Scientific events organisation 22
9.1.2. Journal 23
9.1.3. Invited talks 23
9.1.4. Scientific expertise 23
9.2. Teaching - Supervision - Juries 23
9.2.1. Supervision 23
9.2.2. Juries 23
9.3. Popularization 24

10. Bibliography ............................................................................................ 24
Team POSTALE

Creation of the Team: 2014 January 01, end of the Team: 2015 December 31

Keywords:

**Computer Science and Digital Science:**
1. - Architectures, systems and networks
   1.1.1. - Multicore
   1.1.2. - Hardware accelerators (GPGPU, FPGA, etc.)
2.2. - Compilation
   2.2.4. - Parallel architectures
6.2. - Scientific Computing, Numerical Analysis & Optimization
   6.2.5. - Numerical Linear Algebra
   6.2.7. - High performance computing

**Other Research Topics and Application Domains:**
6.1.1. - Software engineering

1. Members

**Research Scientist**
Christine Eisenbeis [Inria, Senior Researcher]

**Faculty Members**
Marc Baboulin [Team leader, Univ. Paris XI, Professor, HdR]
Joël Falcou [Univ. Paris XI, Associate Professor, HdR]
Amal Khabou [Univ. Paris XI, Associate Professor]
Lionel Lacassagne [Univ. Paris XI, Associate Professor until september 2015, then Univ. Paris 6, Professor, HdR]

**Engineer**
Konstantin Petrov [Research Engineer, part-time]

**PhD Students**
Lénaïc Bagnères [Univ. Paris XI]
Aygul Jamal [Univ. Paris XI]
Ian Masliah [Univ. Paris XI]
Adrien Rémy de Zotti [Univ. Paris XI, until Aug 2015]
Laurent Cabaret [École Centrale de Paris, Prag]
Aygül Jamal [Univ. Paris XI]
Jason Lambert [CEA List, Univ. Paris XI]
Antoine Tran Tan [Univ. Paris XI]

**Administrative Assistant**
Katia Evrat [Inria]

**Other**
Valentin Labourdette [M2 Internship, from May 2015 until Sep 2015]
2. Overall Objectives

2.1. Overall Objectives

Postale is an Inria Saclay Île-de-France team in the area of high-performance computing (HPC), parallel architectures and compilation. The Postale acronym stands for "Performance Optimization by Software Transformation and Algorithms & Libraries Enhancement". Postale focuses on providing software and hardware means to help programmers to deal with the ever growing complexity of programming state-of-the-art parallel and distributed architectures and to develop optimized HPC applications. The Postale team involves researchers from Laboratoire de Recherche en Informatique (LRI) - University Paris-Sud - and have expertise in various domains including algorithms for HPC, programming languages, compilers, and architectures. The project is structured around two main research issues:

- Develop methods and software for program transformations/optimizations for a given algorithm/application and take advantage of programmer knowledge to develop efficient codes through programmer/compiler interface and domain specific languages (DSL),
- Provide innovative algorithms and efficient implementations in high-performance computing libraries for current highly parallel and heterogeneous or embedded architectures, and explore current barriers to performance.

Following the Inria terminology, the Postale team belongs to the field “Algorithmics, Programming, Software and Architecture” in the category “Architecture and Compiling”. The specificity of this project among other Inria teams addressing similar topics is that it does not focus only on architecture characteristics and low level aspects of program execution but it takes into account the dimension of the user or program developer and their specific domain of application. In particular it aims at developing paths between programmers at the application level and computing resources. The targeted applications are high-performance scientific or image processing applications that require efficient use of ever developing highly parallel and heterogeneous systems. Since the applications are at the heart of our research, the members of the Postale team share the common goal of providing users with the most adequate compiler/user interface and software for their scientific application. In this project, we address issues which are transverse to most research objectives but with a different point of view, depending on if we work at the compiler or at the algorithm level. Namely, these issues are related to minimizing energy consumption and the amount of communication or synchronizations, optimizing performance and data locality, proposing user interfaces as close as possible to application domains.

3. Research Program

3.1. Architectures and program optimization

In this research topic, we focus on optimizing resources in a systematic way for the programmer by addressing fundamental issues like optimizing communication and data layout, generating automatically optimized codes via Domain Specific Languages (DSL), and auto-tuning of computer systems.

3.1.1. Optimization techniques for data and energy

3.1.1.1. Scientific context

Among the main challenges encountered in the race towards performance for supercomputers are energy (consumption, power and heat dissipation) and the memory/communication wall. This research topic addresses more specialized code analysis and optimization techniques as well as algorithmic changes in order to meet these two criteria, both from an expert - meaning handmade code transformations - or automatic - meaning compile time or run time - point of view.
Memory/communication wall means that processor elementary clock cycle decreases more rapidly over years than data transfer whether vertically between memory-ies and CPU (memory access) or horizontally between processors (data transfer). Moreover current architectures include complex memory features such as deep memory hierarchies, shared caches between cores, data alignment constraints, distributed memories etc. As a result data communication and data layout are becoming the bottleneck to performance and most program transformations aim at organizing them carefully and possibly avoiding or minimizing them. Energy consumption is also a limitation for today's processor performance. Then the options are either to design processors that consume less energy or, at the software level, to design energy-saving compilers and algorithms.

In general, the memory and energy walls are tackled with the same kind of program transformations that consist of avoiding as much as possible data communication [143] but considering these issues separately offers a different perspective. In this research axis, we focus on data/memory and energy/power optimization that include handmade or automatic compiler, code and algorithm optimizations. The resulting tools are expected to be integrated in other Postale topics related to auto-tuning [79], code generation [69] or communication-avoiding algorithms [37], [98].

3.1.1.2. Activity description and recent achievements

3.1.1.2.1. Optimization for data:

Program data transformation - data layout, data transfers. Postale has been addressing these issues in the past ANR PetaQCD project described in [49], [50] and in the PhD thesis of Michael Kruse [99]. The latter describes handmade data layout optimizations for optimizing a 4D stencil computation taking into account the BlueGene Q features. It also presents the Molly software based on the LLVM (Low Level Virtual Machine) Polly optimizing compiler that automatically generates code for MPI data transfers (see Figure 1 that shows an example of code generating a decomposition of a stencil computation into 4 subdomains and how data are exchanged between subdomains).

Data layout is still a critical point that Postale will address. The DSL [69] approach allows us to consider data layout globally, providing then an opportunity to study aggressive layouts without transformation penalty. We will also seize this opportunity to investigate the data layout problem as a new dimension of the CollectiveMind [79] optimization topic.
Algorithm transformation - automating communication avoiding algorithms. This part is related to the Postale work on numerical algorithms. It originates from a research grant application elaborated with the former PetaQCD [50] team and the Inria Alpine project-team. One essential research direction consists of providing a set of high level optimizations that are generally out of reach from a traditional compiler approach. Among these optimizations, we consider communication-avoiding transformations and address the current open question of integrating these transformations in the polyhedral model in order to make them available in most software environments. Communication-avoiding algorithms improve parallelism and decrease communication requirements by ignoring some of dependency constraints at the frontiers of subdomains. Integrating communication-avoiding transformations is challenging first because these transformations change code semantics, which is unusual in program transformations, second because the validity of these transformations relies on numerical properties of the underlying transformed algorithms. This requires both compiler and algorithm skills since these transformations have important impact on the numerical stability and convergence of algorithms. Tools for the automatic generation of these transformed algorithms have two kinds of application. First, they accelerate the fastidious task of reprogramming for testing numerical properties. They may even be incorporated in an iterative tool for systematically evaluating these properties. Second, if these transformations are formalized we can consider generating different versions on line at run time, to adapt automatically algorithms to run time values [51]. In particular we plan to address s-steps algorithms [119] in iterative methods as these program transformations are similar to loop unrolling and ghosting (inverse of loop peeling). These are aggressive transformations and special preconditioning is needed in order to ensure convergence.

3.1.1.2. Optimizing energy:

In this topic there are two main research directions. The first one is about reversible computing based on the Landauer’s conjecture that heat dissipation is produced by information erasing. The second one is on actual measurements of energy/power of program execution and on understanding which application features are the most likely to save or consume energy.

Regarding reversible computing, the Landauer’s hypothesis - still in discussion among physicists - says that erasing one bit of information dissipates energy, independently from hardware. This implies that energy saving algorithms should avoid as much as possible erasing information: it should be possible to recover values of variables at any time in program execution. In a previous work we have analyzed the impact of making computing DAG (Directed Acyclic Graphs) reversible [47]. We have also used reversible computing in register allocation by enabling value rematerialization also by reverse computing [48]. We are now working on characterizing algorithms by the amount of input and output data that have to be added to make algorithms reversible. We also plan to analyze mixed precision numerical algorithms [36] from this perspective.

Another research direction concerns energy and power profiling and optimizing. Understanding and monitoring precise energetic behavior of current programs is still a not easy task for the programmer or the compiler. One can measure it with wattmeters, or perform processor simulations or use hardware counters or sensors, or approximate it by the number of data that are communicated [144]. Especially on supercomputers or cloud framework it might be impossible to get this information. Besides making experiments on energy and power profiling [114], this research axis also includes the analysis of programming features that are the key parameters for saving energy. The ultimate goal is to have a cost model that describes the program energetic behavior of programs for the programmer or compiler being able to control it. One obvious key parameter is the count of memory accesses but one can also think of regularity features such as constant strides memory access, whether the code is statically or dynamically controlled, regularity/predictability conditional branches. We have already performed this kind of analysis in the context of value prediction techniques where we designed entropy based criteria for estimating the predictibility of the sequence of values of some variables [115].

3.1.1.3. Research tracks for the 4 next years

Short term objectives are related to handmade or semi-automatic profiling and optimization of current scientific or image processing challenging applications. This gives a very good insight and expertise over state of
the art applications and architectures. This know-how can be exploited under the form of libraries. This includes performance profiling, analysis of the energetic behavior of applications, and finding hot spots and focus optimization on these parts. This also implies to implement new numerical algorithms such as the communication-avoiding algorithms. Mid term objectives are to go forward to the automatization or semi-automatization of these techniques. Long term objectives are to understand the precise relationship between physics and computation both in programs as in reversible computing and in algorithms like in algorithmic thermodynamics [46]. The path is to define a notion of energetic complexity, which we intend to do it with the Galac team at Laboratoire de Recherche en Informatique.

3.1.2. Generative programming for new parallel architectures

3.1.2.1. Scientific context

Design, development and maintenance of high-performance scientific code is becoming one of the main issue of scientific computing. As hardware is becoming more complex and programming tools and models are proposed to satisfy constantly evolving applications, gathering expertise in both any scientific field and parallel programming is a daunting task. The natural conclusion is then to provide software design tools such that non-experts in computer science are able to produce non-trivial yet efficient codes on modern hardware architectures at their disposal. These tools can be divided in two types:

- **Compilers.** Compilers can be designed to either automatically derive parallel version of sequential codes or to support specific annotations to do so. Various successful examples include ISPC [122], SPADE [152] or GCC and its support for polyhedral compilation [125]. By offloading these tasks to compilers, the performance of the resulting codes is free of any overhead and the amount of user input is minimized. However, the scope and applicability of these techniques are fragile and can be hindered by complex code flow, inadequate data types or the use of high level languages features.

- **Libraries.** The inability of compilers to handle complex semantic is often mitigated by the design of libraries. Libraries can expose an arbitrary high level of abstraction through abstract data types and functions operating on them. User code is then expressed as a combination of function calls over instances of these data types. Different level of abstraction for parallel systems are available ranging from linear algebra [28], [95], image processing [56] to graph algorithms [138]. The main limitation of this approach is the lack of inter-procedural optimizations and the inherent divergence in API among vendors and targeted systems.

One emerging solution is to combine aspects of both solutions by designing systems which are able to provide abstraction and performance. One such approach is the design and development of Domain Specific Languages (or DSL) and more precisely, Domain Specific Embedded Languages (DSEL). DSLs [139] are non-general purpose, declarative language that simplify development by allowing users to express “the problem to solve” instead of “how to solve it”. Actual code generation is then left to a proper compiler, interpreter or code generator that use high-level abstraction analysis and potential knowledge about target hardware to ensure performance. SCALA – and more precisely the FORGE tool [141] – is one of the most successful attempt at applying such techniques to parallel programming. DSELS differ from regular DSLs in the fact that they exist as a subset of an existing general purpose language. Often implemented as Active Libraries [151], they perform high-level optimizations based on a semantic analysis of the code before any real compilation process.

3.1.2.2. Activity description and recent achievements

In this research, we investigate the impact and applicability of software design methods based on DSELS to parallel programming and we study the portability and forward scalability of such programs. To do so, we investigate Generative Programming [62] applied to parallel programming.

Generative Programming is based on the hypothesis that any complex software system can be split into a list of interchangeable components (with clearly identified tasks) and a series of generators that combine components by following rules derived from an a priori domain specific analysis. In particular, we want to show that integrating the architectural support as another generative component of the set of tools leads to a better performance and an easier development on embedded or custom architecture targets (see Figure 2).
Figure 2. Principles of Architecture Aware Generative Programming
The application of Generative Programming allows us to build active libraries that can be easily re-targeted, optimized and deployed on a large selection of hardware systems. This is done by decoupling the abstract description of the DSEL from the description of hardware systems and the generation of hardware agnostic software components.

Current applications of this methodology include:

- **BOOST.SIMD** [70] is a C++ library for portable SIMD computations. It uses architecture aware generative programming to generate zero-overhead SIMD code on a large selection of platforms (from SSE to AVX2, Xeon Phi, PowerPC and ARM). Its interface is made so it is totally integrated into modern C++ design strategy based on the use of generic code and calls to the standard template libraries. In most cases, BOOST.SIMD delivers performance on the par with hand written SIMD code or with autovectorizers.

- **NT²** [69], [75] is a C++ library which implements a DSEL similar to MATLAB while providing automatic parallelization on SIMD systems, multicores and GPGPUs. NT² uses the high level of abstraction brought by the MATLAB API to detect, analyze and generate efficient loop nests taking care of every level of parallel hardware available. NT² eases the design of scientific computing application prototypes while delivering a significant percentage of the peak performance.

Our work uses a methodology similar to SCALA [120], and more specifically, the DeLITE [142] tooset. Both approach rely on extracting high level, domain specific information from user code to optimize HPC applications. If our approach tries to maximize the use of compile-time optimization, DeLITE uses a runtime approach due to its reliance on the JAVA language.

In terms of libraries, various existing Scientific Computing library in C++ are actually available. The three most used are Armadillo [137], which shares a MATLAB-like API with our work, Blaze [55] which supports a similar cost based system for optimizing code and Eigen [86]. Our main feature compared to these solutions is the fact that hardware support is built-in the library core instead of being tacked on the existing library, thus allowing us to support a larger amount of hardware.

### 3.1.2.3. Research tracks for the 4 next years

At short term, research and development on BOOST.SIMD and NT² will explore the applicability of our code generation methodology on distributed system, accelerators and heterogeneous systems. Large system support like Blue Gene/Q and other similar super-computer setup has been started.

Another axis of research is to apply generative programming to other scientific domain and to propose other domain specific tools using efficient code generators. Such a work has been started to explore the impact of generative programming on the design of portable linear algebra algorithms with an ongoing PhD thesis on automatic generation of linear algebra software.

A mid-term objective is to bridge the gap with the Data Analytics community in order to both extract new expertise on how to make Big Data related issues scalable on modern HPC hardware and to provide tools for Data Analytics practitioners based on this collaboration.

On a larger scope, the implication of our methodology on language design will be explored. First by proposing evolution to C++ (as for example with our SIMD proposal [71]) so that generative programming can become a first class citizen in the language itself. Second by exploring how this methodology can be extended to other languages [85] or to other runtime systems including Cloud computing systems and JIT support. Application to other performance metric like power consumption is also planned [156].
3.1.3. Systematizing and automating program optimization

3.1.3.1. Scientific context

Delivering faster, more power efficient and reliable computer systems is vital for our society to continue innovation in science and technology. However, program optimization and hardware co-design became excessively time consuming, costly and error prone due to an enormous number of available design and optimization choices, and complex interactions between all software and hardware components. Worse, multiple characteristics have to be always balanced at the same time including execution time, power consumption, code size, memory utilization, compilation time, communication costs and reliability using a growing number of incompatible tools and techniques with many ad-hoc and intuition based heuristics. As a result, nearly peak performance of the new systems is often achieved only for a few previously optimized and not necessarily representative benchmarks while leaving most of the real user applications severely underperforming. Therefore, users are often forced to resort to a tedious and often non-systematic optimization of their programs for each new architecture. This, in turn, leads to an enormous waste of time, expensive computing resources and energy, dramatically increases development costs and time-to-market for new products and slows down innovation [27], [25], [32], [66].

3.1.3.2. Activity description and recent achievements

For the European project MILEPOST (2006-2009) [26], we, for the first time to our knowledge, attempted to address above challenges in practice with several academic and industrial partners including IBM, CAPS, ARC (now Synopsys) and the University of Edinburgh by combining automatic program optimization and tuning, machine learning and a public repository of experimental results. As a part of the project, we established a non-profit cTuning association (cTuning.org) that persuaded the community to voluntarily support our open source tools and repository while sharing benchmarks, data sets, tools and machine learning models even after the project. This approach, highly prized by the European Commission, Inria and the international community, helped us to substitute and automatically learn best compiler optimization heuristics by crowdsourcing auto-tuning (processing a large amount of performance statistics or "big data" collected from many users to classify application and build predictive models) [26], [77], [78]. However, it also exposed even more fundamental challenges including:

- Lack of common, large and diverse benchmarks and data sets needed to build statistically meaningful predictive models;
- Lack of common experimental methodology and unified ways to preserve, systematicate and share our growing optimization knowledge and research material from the community including benchmarks, data sets, tools, tuning plugins, predictive models and optimization results;
- Problem with continuously changing, “black box” and complex software and hardware stack with many hardwired and hidden optimization choices and heuristics not well suited for auto-tuning and machine learning;
- Difficulty to reproduce performance results from the cTuning.org database submitted by the community due to a lack of full software and hardware dependencies;
- Difficulty to validate related auto-tuning and machine learning techniques from existing publications due to a lack of culture of sharing research artifacts with full experiment specifications along with publications in computer engineering.

As a result, we spent a considerable amount of our “research” time on re-engineering existing tools or developing new ones to support auto-tuning and learning. At the same time, we were trying to somehow assemble large and diverse experimental sets to make our research and experimentation on machine learning and data mining statistically meaningful. We spent even more time when struggling to reproduce existing machine learning-based optimization techniques from numerous publications. Worse, when we were ready to deliver auto-tuning solutions at the end of such tedious developments, experimentation and validation, we were already receiving new versions of compilers, third-party tools, libraries, operating systems and architectures. As a consequence, our developments and results were already potentially outdated even before being released while optimization problems considerably evolved.
We believe that these are major reasons why so many promising research techniques, tools and data sets for auto-tuning and machine learning in computer engineering have a life span of a PhD project, grant funding or publication preparation, and often vanish shortly after. Furthermore, we witness diminishing attractiveness of computer engineering often seen by students as “hacking” rather than systematic science. Many recent long-term research visions acknowledge these problems for computer engineering and many research groups search for “holy grail” auto-tuning solutions but no widely adopted solution has been found yet [25], [66].

3.1.3.3. Research tracks for the 4 next years

In this project, we will be evaluating the first, to our knowledge, alternative, orthogonal, interdisciplinary, community-based and big-data driven approach to address above problems. We are developing a knowledge management system for computer engineering (possibly based on GPL-licensed cTuning and BSD-licensed Collective Mind) to preserve and share through the Internet the whole experimental (optimization) setups with all related artifacts and exposed meta-description in a unified way including behavior characteristics (execution time, code size, compilation time, power consumption, reliability, costs), semantic and dynamic features, design and optimization choices, and a system state together with all software and hardware dependencies besides just performance data. Such approach allows community to consider analysis, design and optimization of computer systems as a unified, formalized and big data problem while taking advantage of mature R&D methodologies from physics, biology and AI.

During this project, we will gradually structure, systematize, describe and share all research material in computer engineering including tools, benchmarks, data sets, search strategies and machine learning models. Researchers can later take advantage of shared components to collaboratively prototype, evaluate and improve various auto-tuning techniques while reusing all shared artifacts just like LEGO® pieces, and applying machine learning and data mining techniques to find meaningful relations between all shared material. It can also help crowdsource long tuning and learning process including classification and model building among many participants.

At the same time, any unexpected program behavior or model mispredictions can now be exposed to the community through unified web-services for collaborative analysis, explanation and solving. This, in turn, enables reproducibility of experimental results naturally and as a side effect rather than being enforced - interdisciplinary community needs to gradually find and add missing software and hardware dependencies to the Collective Mind (fixing processor frequency, pinning code to specific cores to avoid contentions) or improve analysis and predictive models (statistical normality tests for multiple experiments) whenever abnormal behavior is detected.

We hope that our approach will eventually help the community collaboratively evaluate and derive the most effective optimization strategies. It should also eventually help the community collaboratively learn complex behavior of all existing computer systems using top-down methodology originating from physics. At the same time, continuously collected and systematized knowledge (“big data”) should allow community make quick and scientifically motivated advice about how to design and optimize the future heterogeneous HPC systems (particularly on our way towards extreme scale computing) as conceptually shown in Figure 3.

Similar systematization, formalization and big data analytics already revolutionized biology, machine learning, robotics, AI, and other important scientific fields in the past decade. Our approach also started revolutionizing computer engineering making it more a science rather than non-systematic hacking. It helps us effectively deal with the rising complexity of computer systems while focusing on improving classification and predictive models of computer systems’ behavior, and collaboratively find missing features (possibly using new deep learning algorithms and even unsupervised learning [92], [112]) to improve optimization predictions, rather than constantly reinventing techniques for each new program, architecture and environment.

Our approach is strongly supported by a recent Vinton G. Cerf’s vision for computer engineering [59] as well as our existing technology, repository of knowledge and experience, and a growing community [77], [78], [79]. Even more importantly, our approach already helped to promote reproducible research and initiate a new publication model in computer engineering supported by ACM SIGPLAN where all experimental results and related research artifacts with their meta-description and dependencies are continuously shared along with publications to be validated and improved by the community [76].
Figure 3. Considering program optimization and run-time adaptation as a "big data problem"
3.2. High-level HPC libraries and applications

In this research topic, we focus on developing optimized algorithms and software for high-performance scientific computing and image processing.

3.2.1. Taking advantage of heterogeneous parallel architectures

3.2.1.1. Activity description

In recent years and as observed in the latest trends from the Top 500 list, heterogeneous computing combining manycore systems with accelerators such as Graphics Processing Units (GPU) or Intel Xeon Phi coprocessors has become a de facto standard in high performance computing. At the same time, data movements between memory hierarchies and/or between processors have become a major bottleneck for most numerical algorithms. The main goal of this topic is to investigate new approaches to develop linear algebra algorithms and software for heterogeneous architectures, with also the objective of contributing to public domain numerical linear algebra libraries (e.g., MAGMA).

Our activity in the field consists of designing algorithms that minimize the cost of communication and optimize data locality in numerical linear algebra solvers. When combining different architectures, these algorithms should be properly “hybridized”. This means that the workload should be balanced throughout the execution, and the work scheduling/mapping should ensure matching of architectural features to algorithmic requirements.

In our effort to minimize communication, an example concerns the solution of general linear systems (via LU factorization) where the main objective is to reduce the communication overhead due to pivoting. We developed several algorithms to achieve this objective for hybrid CPU/GPU platforms. In one of them the panel factorization is performed using a communication-avoiding pivoting heuristic while the update of the trailing submatrix is performed by the GPU. In another algorithm, we use a random preconditioning (see also Section 3.2.2) of the original matrix to avoid pivoting. Performance comparisons and tests on accuracy showed that these solvers are effective on current hybrid multicore-GPU parallel machines. These hybrid solvers will be integrated in a next release of the MAGMA library.

Another issue is related to the impact of non-uniform memory accesses (NUMA) on the solution of HPC applications. For dense linear systems, we illustrated how an appropriate placement of the threads and memory on a NUMA architecture can improve the performance of the panel factorization and consequently accelerate the global LU factorization, when compared to the hybrid multicore/GPU LU algorithm as it is implemented in the public domain library MAGMA.

3.2.1.2. Research tracks for the 4 next years

3.2.1.2.1. Towards automatic generation of dense linear solvers:

In an ongoing research, we investigate a generic description of the linear system to be solved in order to exploit numerical and structural properties of matrices to get fast and accurate solutions with respect to a specific type of problem. Information about targeted architectures and resources available will be also taken into account so that the most appropriate routines are used or generated. An application of this generative approach is the possibility of prototyping new algorithms or new implementations of existing algorithms for various hardware.

A track for generating efficient code is to develop new functionalities in the C++ library N T 2 which is developed in the Postale team. This approach will enable us to generate optimized code that support current processor facilities (OpenMP and TBB support for multicores, SIMD extensions...) and accelerators (GPU, Intel Xeon Phi) starting from an API (Application Programming Interface) similar to Matlab. By analyzing the properties of the linear algebra domain that can be extracted from numerical libraries and combining them with architectural features, we have started to apply the generic approach mentioned in Section 3.1.2 to solve dense linear systems on various architectures including CPU and GPU. As an application, we plan to develop a new software that can run either on CPU or GPU to solve least squares problems based on semi-normal equations in mixed precision since, to our knowledge, such a solver cannot be found in current public libraries.
domain libraries (Sca)LAPACK [29], [54], PLASMA [150] and MAGMA [38]. This solver aims at attaining a performance that corresponds to what state-of-the-art codes achieve using mixed precision algorithms.

3.2.1.2.2. Communication avoiding algorithms for heterogeneous platforms:

In previous work, we focused on the LU decomposition with respect to two directions that are numerical stability and communication issue. This research work has lead to the development of a new algorithm for the LU decomposition, referred to as LU_PRRP: LU with panel rank revealing pivoting [98]. This algorithm uses a new pivoting strategy based on strong rank revealing QR factorization [84]. We also design a communication avoiding version of LU_PRRP, referred to as CALU_PRRP, which aims at overcoming the communication bottleneck during the panel factorization if we consider a parallel version of LU_PRRP. Thus CALU_PRRP is asymptotically optimal in terms of both bandwidth and latency. Moreover, it is more stable than the communication avoiding LU factorization based on Gaussian elimination with partial pivoting in terms of growth factor upper bound [64].

Due to the huge number and the heterogeneity of computing units in future exascale platforms, it is crucial for numerical algorithms to exhibit more parallelism and pipelining. It is thus important to study the critical paths of these algorithms, the task decomposition and the task granularity as well as the scheduling techniques in order to take advantage of the potential of the available platforms. Our goal here is to adapt our new algorithm CALU_PRRP to be scalable and efficient on heterogeneous platforms making use of the available accelerators and coprocessors similarly to what was achieved in [37].

3.2.1.2.3. Application to numerical fluid mechanics:

In an ongoing PhD thesis [153], [154], we apply hybrid programming techniques to develop a solver for the incompressible Navier-Stokes equations with constant coefficients, discretized by the finite difference method. In this application, we focus on solving large sparse linear systems coming from the discretization of Helmholtz and Poisson equations using direct methods that represent the major part of the computational time for solving the Navier-Stokes equations which describe a large class of fluid flows. In the future, our effort in the field will concern how to apply hybrid programming techniques to solvers based on iterative methods. A major task will consist of developing efficient kernels and choosing appropriate preconditioners. An important aspect is also the use of advanced scheduling techniques to minimize the number of synchronizations during the execution. The algorithms developed during this research activity will be validated on physical data provided by the physicists either form the academic world (e.g., LIMSI/University Paris-Sud 3 or industrial partners (e.g., EDF, ONERA). This research is currently performed in the framework of the CALIFHA project 4 and will be continued in an industrial contract with EDF R&D (starting October 2014).

3.2.2. Randomized algorithms in HPC applications

Activity description

Randomized algorithms are becoming very attractive in high-performance computing applications since they are able to outperform deterministic methods while still providing accurate results. Recent advances in the field include for instance random sampling algorithms [33], low-rank matrix approximation [116], or general matrix decompositions [87].

Our research in this domain consists of developing fast algorithms for linear algebra solvers which are at the heart of many HPC physical applications. In recent works, we designed randomized algorithms [40], [52] based on random butterfly transformations (RBT) [121] that can be applied to accelerate the solution of general or symmetric indefinite (dense) linear systems for multicore [35] or distributed architectures [34]. These randomized solvers have the advantage of reducing the amount of communication in dense factorizations by removing completely the pivoting phase which inhibits performance in Gaussian Elimination.

---

4CALculations of Incompressible Fluids on Heterogeneous, funded by Région Île-de-France and Digitéo (http://www.digiteo.fr)
We also studied methods and software to assess the numerical quality of the solution computed in HPC applications. The objective is to compute quantities that provide us with information about the numerical quality of the computed solution in an acceptable time, at least significantly cheaper than the cost for the solution itself (typically a statistical estimation should require $O(n^2)$ flops while the solution of a linear system involves at least $O(n^3)$ flops, where $n$ is the problem size). In particular, we recently applied in [44] statistical techniques based on the small sample theory [97] to estimate the condition number of linear system/linear least squares solvers [31], [39], [43]. This approach reduces significantly the number of arithmetic operations in estimating condition numbers. Whether designing fast solvers or error analysis tools, our ultimate goal is to integrate the resulting software into HPC libraries so that these routines will be available for physicists. The targeted architectures are multicore systems possibly accelerated with GPUs or Intel Xeon Phi coprocessors.

This research activity benefits from the Inria associate-team program, through the **associate-team R-LAS** 5, created in 2014 between Inria Saclay/Postale team and University of Tennessee (Innovative Computing Laboratory) in the area of randomized algorithms and software for numerical linear algebra. This project is funded from 2014 to 2016 and is lead jointly by Marc Baboulin (Inria/University Paris-Sud) and Jack Dongarra (University of Tennessee).

**Research tracks for the 4 next years**

3.2.2.1. *Extension of random butterfly transformations to sparse matrices:*  
We recently illustrated how randomization via RBT can accelerate the solution of dense linear systems on multicore architectures possibly accelerated by GPUs. We recently started to extend this method to sparse linear systems arising from the discretization of partial differential equations in many physical applications. However, a major difficulty comes from the possible fill-in introduced by RBT. One of our first task consists of performing experiments on a collection of sparse matrices to evaluate the fill-in depending on the number of recursions in the algorithm. In a recent work [45], we investigated the possibility of using another form of RBT (one-side RBT instead of two-sided) in order to minimize the fill-in and we obtain promising preliminary results (Figure 4 shows that the fill-in is significantly reduced when using one-side RBT).

![Figure 4. Evaluation of fill-in for one-sided RBT (90 matrices sorted by size).](https://www.lri.fr/~baboulin/presentation_r-las.html/)

---

5Randomized Linear Algebra Software, [https://www.lri.fr/~baboulin/presentation_r-las.html/](https://www.lri.fr/~baboulin/presentation_r-las.html/)
Another track of research is related to iterative methods for solving large sparse linear systems, and more particularly preconditioned Krylov subspace methods implemented in the solver ARMS (Algebraic Recursive Multilevel Solver (pARMS for its parallel distributed version). In this solver, our goal is to find the last level of preconditioning and then replace the original ILU factorization by our RBT preprocessing. A PhD thesis (supervised by Marc Baboulin) started in October 2014 on using randomization techniques like RBT for sparse linear systems.

3.2.2. Randomized algorithms on large clusters of multicore:
A major challenge for the randomized algorithms that we develop is to be able to solve very large problems arising in real-world physical simulations. As a matter of fact, large-scale linear algebra solvers from standard parallel distributed libraries like ScalAPACK often suffer from expensive inter-node communication costs. An important requirement is to be able to schedule these algorithms dynamically on highly distributed and heterogeneous parallel systems [96]. In particular we point out that even though randomizing linear systems removes the communication due to pivoting, applying recursive butterflies also requires communication, especially if we use multiple nodes to perform the randomization. Our objective is to minimize this communication in the tiled algorithms and to use a runtime that enforces a strict data locality scheduling strategy [34]. A state of the art of possible runtime systems and how they can be combined with our randomized solvers will be established. Regarding the application of such solver, a collaboration with Pr Tetsuya Sakurai (University of Tsukuba, Japan) and Pr Jose Roman (Universitat Politècnica de València, Spain) will start in December 2014 to apply RBT to large linear systems encountered in contour integral eigensolver (CISS) [94]. Optimal tuning of the code will be obtained using holistic approach developed in the Postale team [79].

3.2.2.3. Extension of statistical estimation techniques to eigenvalue and singular value problems:
The extension of statistical condition estimation techniques can be carried out for eigenvalue/singular value calculations associated with nonsymmetric and symmetric matrices arising in, for example, optimization problems. In all cases, numerical sensitivity of the model parameters is of utmost concern and will guide the choice of estimation techniques. The important class of componentwise relative perturbations can be easily handled for a general matrix [97]. A significant outcome of the research will be the creation of high-quality open-source implementations of the algorithms developed in the project, similarly to the equivalent work for least squares problems [41]. To maximize its dissemination and impact, the software will be designed to be extensible, portable, and customizable.

3.2.2.4. Random orthogonal matrices:
Random orthogonal matrices have a wide variety of applications. They are used in the generation of various kinds of random matrices and random matrix polynomials [53], [63], [65], [91]. They are also used in some finance and statistics applications. For example the random orthogonal matrix (ROM) simulation [113] method uses random orthogonal matrices to generate multivariate random samples with the same mean and covariance as an observed sample.
The natural distribution over the space of orthogonal matrices is the Haar distribution. One way to generate a random orthogonal matrix from the Haar distribution is to generate a random matrix $A$ with elements from the standard normal distribution and compute its QR factorization $A = QR$, where $R$ is chosen to have nonnegative diagonal elements; the orthogonal factor $Q$ is then the required matrix [90]. Stewart [140] developed a more efficient algorithm that directly generates an $n \times n$ orthogonal matrix from the Haar distribution as a product of Householder transformations built from Householder vectors of dimensions 1, 2, $\cdots$, $n - 1$ chosen from the standard normal distribution. Our objective is to design an algorithm that significantly reduces the computational cost of Stewart’s algorithm by relaxing the property that $Q$ is exactly Haar distributed. We also aim at extending the use of random orthogonal matrices to other randomized algorithms.

3.2.3. Embedded high-performance systems & computer vision

Scientific context
High-performance embedded systems & computer vision address the design of efficient algorithms for parallel architectures that deal with image processing and computer vision. Such systems must enforce realtime execution constraint (typically 25 frames per second) and power consumption constraint. If no COTS (Component On The Shelf) architecture (e.g., SIMD multicore processor, GPU, Intel Xeon Phi, DSP) satisfy the constraints, then we have to develop a specialized one.

A more and more important aspect when designing an embedded system is the tradeoff between speed (and power consumption) and numerical accuracy (and stability). Such a tradeoff leads to 16-bit computation (and storage) and to the design of less accurate algorithms. For example, the final accuracy for stabilizing an image is $10^{-1}$ pixel, which is far from the maximum accuracy of $(10^{-7})$ available using the 32-bit IEEE format.

### 3.2.3.1. Activity description and recent achievements

Concerning image processing, our efforts concern the redesign of data-dependent algorithms for parallel architectures. A representative example of such an algorithm is the connected-component labeling (CCL) algorithm [132] which is used in industrial or medical imaging and classical computer vision like optical character recognition. As far as we know our algorithm (Light Speed Labeling) [57], [58] still outperforms other existing CCL algorithms [82], [89], [145] (the first versions of our algorithm appeared in 2009 [105], [106]).

Concerning computer vision (smart camera, autonomous robot, aerial drone), we developed in collaboration with LIMSI 6 two applications that run in realtime on embedded parallel systems [107], [131] with some accuracy tradeoffs. The first one is based on mean shift tracking [80], [81] and the second one relies on covariance matching and tracking [128], [129], [130].

These applications are used in video-surveillance: they perform motion detection [104], motion analysis [146], [147], motion estimation and multi-target tracking. Depending on the image nature and size, some algorithmic transforms (integral image, cumulative differential sum) can be applied and combined with hybrid arithmetic (16-bit / 32-bit / 64-bit). Finally, to increase the algorithm robustness color, space optimization is also used [108].

Usually one tries to convert 64-bit computations into 32-bit. But sometimes 16-bit floating point arithmetic is sufficient. As 16-bit numbers are now normalized by IEEE (754-2008) and are available in COTS processors like GPU and GPP (AVX2 for storage in memory and conversion into 32-bit numbers), we can run such kind of code on COTS processors or we can design specialized architectures like FPGA (Field-Programmable gate array) and ASIC (Application-specific integrated circuit) to be more efficient. This approach is complementary to that of [117] which converts 32-bit floating point signal processing operators into fixed-point ones.

By extension to computer vision, we also address interactive sensing HPC applications. One CEA thesis funded by CEA and co-supervised by Lionel Lacassagne addresses the parallelization of Non Destructive Testing applications on COTS processors (super-charged workstation with GPUs and Intel Xeon Phi manycore processor). This PhD thesis deals with irregular computations with sparse-addressing and load-balancing problems. It also deals with floating point accuracy, by finding roots of polynomials using Newton and Laguerre algorithms. Depending on the configuration, 64-bit is required, but sometime 32-bit computations are sufficient with respect to the physics. As the second application focuses on interactive sensing, one has to add a second level of tradeoff for physical sampling accuracy and the sensor displacement [109], [110], [111], [126], [127].

In order to achieve realtime execution on the targeted architectures, we develop High Level Transforms (HLT) that are algorithmic transforms for memory layout and function re-organization. We show on a representative algorithm [88] in the image processing area that a fully parallelized code (SIMD+OpenMP) can be accelerated by a factor $\times 80$ on a multicore processor [101]. A CIFRE thesis (defended in 2014) funded by ST Microelectronics and supervised by Lionel Lacassagne has led to the design of very efficient implementations into an ASIC thanks to HLT. We show that the power consumption can be reduced by a factor 10 [155], [156].

All these applications have led to the development of software libraries for image processing that are currently under registration at APP (Agence de Protection des Programmes): myNRC 2.0 7 and covTrack 8.

---

6Laboratoire d’Informatique pour la Mécanique et les Sciences de l’Ingénieur
7smart memory allocator and management for 2D and 3D image processing
3.2.3.2. Future: system, image & arithmetic

Concerning image processing we are designing new versions of CCL algorithms. One version is for parallel architectures where graph merging and efficient transitive closure is a major issue for load balancing. For embedded systems, time prediction is as important as execution time, so a specialized version targets embedded processors like ARM processors and Texas Instrument VLIW DSP C6x.

We also plan to design algorithms that should be less data-sensitive (the execution time depends on the nature of the image: a structured image can be processed quickly whereas an unstructured image will require more time). These algorithms will be used in even more data-dependent algorithms like hysteresis thresholding for image binarization, split-and-merge [30], [100] for real-time image segmentation using the Horowitz-Pavlidis quad-tree decomposition [93]. Such an algorithm could be useful for accelerating image decomposition like Fast Level Set Transform algorithm [118].

Concerning Computer vision we will study 16-bit floating point arithmetic for image processing applications and linear algebra operators. Concerning image processing, we will focus on iterative algorithms like optical flow computation (for motion estimation and image stabilization). We will compare the efficiency (accuracy and speed) of 16-bit floating point [72], [103], [102], [124] with fixed-point arithmetic. Concerning linear algebra, we will study efficient implementation for very small matrix inversion (from $6 \times 6$ up to $16 \times 16$) for our covariance-tracking algorithm.

According to Nvidia (see Figure 5), the computation rate (Gflop/s) for ZGEMM (complex matrix-matrix multiplication with 64-bit precision – for small value of $N$ – is linearly proportional to $N$). That means that, for a $6 \times 6$ matrix, we achieve around 6 Gflop/s on a Tesla M2090 (400 Gflop/s peak power). This represents 1.5% of the peak power. For that reason, designing efficient parallel codes for embedded systems [60], [67], [68] is different and may be more complex than designing codes for classical HPC systems. Our covTrack software requires many hundreds of $6 \times 6$ matrix-matrix multiplications every frame. Last point is to develop tools that help to automatically distribute or parallelize a code on an architecture code parallelization/distribution dealing with scientific computing [69], MPI [73] or image applications on the Cell processor [61], [74], [123], [134], [135], [136], [148].

![Figure 5. Nvidia cuBLAS performance versus Intel MKL: both have poor performance for small N](image)

---

8 agile realtime multi-target tracking algorithm, co-developed with Michèle Gouiffès at LIMSI
4. Highlights of the Year

4.1. Highlights of the Year

Marc Baboulin was invited plenary speaker at the HPCSE conference, Solan, Czech Republic, May 25-28, 2015.

The Random Butterfly Transformations developed by Postale are now available in the MAGMA library for GPU (release 1.6) and Intel Xeon Phi (release 1.3).

Marc Baboulin is general vice-chair of the HPC Symposium to be held in April 2016, Pasadena, CA.

5. New Software and Platforms

5.1. Boost.SIMD

**FUNCTIONAL DESCRIPTION**

Boost.SIMD provides a portable way to vectorize computation on Altivec, SSE or AVX while providing a generic way to extend the set of supported functions and hardwares.

- Contact: Joël Falcou
- URL: http://www.github.com/MetaScale/nt2

5.2. CovTrack

**FUNCTIONAL DESCRIPTION**

CovTrack: agile realtime multi-target tracking algorithm.

- Contact: Lionel Lacassagne

5.3. Dohko

**FUNCTIONAL DESCRIPTION**

Dohko is a goal-oriented cloud architecture that aims to simplify the cloud for the users through a declarative strategy. It implements the autonomic properties: self-configuration, self-healing, and context-awareness. In Dohko, the users specify the applications and the requirements (e.g., number of CPU cores, maximal financial cost per hour, among others), and the system automatically (a) selects the resources (i.e., VMs) that meet the constraints, (b) configures and installs the applications in the clouds, (c) handles resource failures, and (d) executes the applications.

- Contact: Alessandro Ferreira Leite
- URL: http://dohko.io/

5.4. Molly

**FUNCTIONAL DESCRIPTION**

Using Polly extension, the LLVM compiler framework is able to automatically parallelize general programs for shared memory threading for by exploiting the powerful analysis and transformations of the polyhedral model.
Molly adds the ability to manage distributed memory using the polyhedral model and is therefore able to automatically parallelize even for the largest of today’s supercomputer. Once the distribution of data between the computer’s nodes is known, Molly determines the values that are required to be transferred between the nodes and chunks them into as few messages as possible. It also keeps track of the buffers required by the MPI interface. Transfers are asynchronous such that further computations take place while the data is being transferred.

- Contact: Michael Kruse

5.5. MyNRC

**FUNCTIONAL DESCRIPTION**

MyNRC is multi-platform library that can handle SSE, AVX, Neon and ST VECx registers.

- Contact: Lionel Lacassagne

5.6. NT2

**FUNCTIONAL DESCRIPTION**

The Numerical Template Toolbox (NT2) is an Open Source C++ library aimed at simplifying the development, debugging and optimization of high-performance computing applications by providing a Matlab like syntax that eases the transition between prototype and actual application.

- Participants: Joël Falcou, Pierre Estérie and Ian Masliah
- Contact: Joël Falcou
- URL: https://github.com/jfalcou/nt2

6. New Results

6.1. Parallel light speed labeling: the world’s fastest connected component labeling for multicore processors

**Participants:** Lionel Lacassagne, Laurent Cabaret, Daniel Etiemble.

We have designed a parallel version of the Light Speed Labeling for shared-memory multicore processor. This algorithm outperforms the best algorithm by a factor x10. We are now working on the design of algorithms for GPU and manycore embedded processor and especially the TSAR architecture of LIP6 laboratory. More information is available at

- TSAR architecture: https://www-soc.lip6.fr/trac/tsar
- ALMOS operating system: https://www-soc.lip6.fr/trac/almos
- GIET-VM system: https://www-soc.lip6.fr/trac/riet-vm

The paper [20] introduces the parallel version of the Light Speed Labeling (LSL) and compares it with the parallel versions of the competitors. A benchmark shows that the parallel Light Speed Labeling is at least ×1.9 faster than all the other algorithms for random images. This factor reach ×3.6 for structured random images. More important, we show that thanks to its run-based processing (segments), LSL is intrinsically more efficient than all pixel-based algorithms.

6.2. Opening Polyhedral Compiler’s Black Box

**Participants:** Lénaïc Bagnère, Oleksandr Zinenko, Stéphane Huot, Cédric Bastoul.
While compilers offer a fair trade-off between productivity and executable performance in single-threaded execution, their optimizations remain fragile when addressing compute-intensive code for parallel architectures with deep memory hierarchies. Moreover, these optimizations operate as black boxes, impenetrable for the user, leaving them with no alternative to time-consuming and error-prone manual optimization in cases where an imprecise cost model or a weak analysis resulted in a bad optimization decision. To address this issue, we propose a technique allowing to automatically translate an arbitrary polyhedral optimization, used internally by loop-level optimization frameworks of several modern compilers, into a sequence of comprehensible syntactic transformations as long as this optimization focuses on scheduling loop iterations. With our approach, we open the black box of the polyhedral frameworks enabling users to examine, refine, replay and even design complex optimizations semi-automatically in partnership with the compiler. [17]

6.3. Automating Resource Selection and Configuration in Inter-clouds through a Software Product Line Method

Participants: Alexandro Ferreira Leite, Vladimir Castro Alves, Genaina Nunes Rodrigues, Claude Tadonki, Christine Eisenbeis, Alba Cristina Alves de Melo.

Nowadays, cloud users face three important problems: (a) choosing one or more appropriate cloud provider(s) to run their application(s), (b) selecting appropriate cloud resources, which implies having enough information about the available resources, including their characteristics and constraints, and (c) configuring the cloud resources. These problems are mostly due to the wide range of resources. These resources usually have distinct dependencies, and they are offered at various clouds’ layers. In this complex scenario, the users often have to handle cloud resources and their dependencies manually. This is an error-prone and time-consuming activity, even for skilled cloud users and system administrators. In this context, this paper proposes a software product line engineering (SPLE) method and a tool to deal with these issues. Our SPL-based engineering method enables a declarative and goal-oriented strategy. Furthermore, it allows resource selection and configuration in inter-cloud environments. In our proposal, the cloud users specify their applications and requirements, and our tool automatically selects and configures a suitable computing environment, taking into account temporal and functional dependencies. Experimental results on Amazon EC2 and Google Compute Engine (GCE) show that our approach enables unskilled users to have access to advanced inter-cloud computing configurations, without being concerned with the characteristics of each cloud. [18]

6.4. A Randomized LU-based Solver Using GPU and Intel Xeon Phi Accelerators

Participants: Marc Baboulin, Amal Khabou, Adrien Rémy de Zotti.

We present a fast hybrid solver for dense linear systems based on LU factorization. To achieve good performance, we avoid pivoting by using random butterfly transformations for which we developed efficient implementations on heterogeneous architectures. We used both Graphics Processing Units and Intel Xeon Phi as accelerators. The performance results show that the pre-processing due to randomization is negligible and that the solver outperforms the corresponding routines based on partial pivoting. [16]

6.5. Metaprogramming dense linear algebra solvers. Applications to multi and many-core architectures

Participants: Ian Masliah, Marc Baboulin, Joël Falcou.
The increasing complexity of new parallel architectures has widened the gap between adaptability and efficiency of the codes. As high performance numerical libraries tend to focus more on performance, we wish to address this issue using a C++ library called NT2. By analyzing the properties of the linear algebra domain that can be extracted from numerical libraries and combining them with architectural features, we developed a generic approach to solve dense linear systems on various architectures including CPU and GPU. We have then extended our work with an example of a least squares solver based on semi-normal equations in mixed precision that cannot be found in current libraries. For the automatically generated solvers, we report performance comparisons with state-of-the-art codes, and show that it is possible to obtain a generic code with a high-level interface (similar to MATLAB) which runs either on CPU or GPU without generating a significant overhead. [21] [23]

6.6. Using Random Butterfly Transformations in Parallel Schur Complement-Based Preconditioning

**Participants:** Marc Baboulin, Aygul Jamal, Masha Sosonkina.

We propose to use a randomization technique based on Random Butterfly Transformations (RBT) in the Algebraic Recursive Multilevel Solver (ARMS) to improve the preconditioning phase in the iterative solution of sparse linear systems. We integrated the RBT technique into the parallel version of ARMS (pARMS). The preliminary experimental results on some matrices from the Davis’ collection show an improvement of the convergence and accuracy of the results when compared with existing implementations of the pARMS preconditioner. [15]

6.7. LU Preconditioning for Overdetermined Sparse Least Squares Problems

**Participants:** Gary Howell, Marc Baboulin.

We investigate how to use an LU factorization with the classical LSQR routine for solving overdetermined sparse least squares problems. Usually L is much better conditioned than A and iterating with L instead of A results in faster convergence. When a runtime test indicates that L is not sufficiently well-conditioned, a partial orthogonalization of L accelerates the convergence. Numerical experiments illustrate the good behavior of our algorithm in terms of storage and convergence. [19]

6.8. Dense Symmetric Indefinite Factorization on GPU Accelerated Architectures

**Participants:** Marc Baboulin, Jack Dongarra, Adrien Rémy de Zotti, Stanimire Tomov, Ichitaro Yamazaki.

We study the performance of dense symmetric indefinite factorizations (Bunch-Kaufman and Aasen’s algorithms) on multicore CPUs with a Graphics Processing Unit (GPU). Though such algorithms are needed in many scientific and engineering simulations, obtaining high performance of the factorization on the GPU is difficult because the pivoting that is required to ensure the numerical stability of the factorization leads to frequent synchronizations and irregular data accesses. As a result, until recently, there has not been any implementation of these algorithms on hybrid CPU/GPU architectures. To improve their performance on the hybrid architecture, we explore different techniques to reduce the expensive communication and synchronization between the CPU and GPU, or on the GPU. We also study the performance of a symmetric indefinite factorization with no pivoting combined with the preprocessing technique based on Random Butterfly Transformations. Though such transformations only have probabilistic results on the numerical stability, they avoid the pivoting and obtain a great performance on the GPU. [14]

6.9. Computing least squares condition numbers on hybrid multicore/GPU systems

**Participants:** Marc Baboulin, Jack Dongarra, Rémi Lacroix.
We present an efficient computation for least squares conditioning or estimates of it. We propose performance results using new routines on top of the multicore-GPU library MAGMA. This set of routines is based on an efficient computation of the variance-covariance matrix for which, to our knowledge, there is no implementation in current public domain libraries LAPACK and ScalAPACK. [22]

6.10. Towards a High-Performance Tensor Algebra Package for Accelerators

Participants: Marc Baboulin, Veselin Dobrev, Jack Dongarra, Christopher Earl, Joël Falcou, Azzam Haidar, Ian Karlin, Tzanio Kolev, Ian Masliah, Stanimire Tomov.

Numerous important applications, e.g., high-order FEM simulations, can be expressed through tensors. Examples are computation of FE matrices and SpMV products expressed as generalized tensor contractions. Contractions by the first index can often be represented as tensor index reordering plus gemm, which is a key factor to achieve high-performance. We present ongoing work on the design of a high-performance package in MAGMA for Tensor algebra that includes techniques to organize tensor contractions, data storage, and parametrization related to batched execution of large number of small tensor contractions. We apply auto-tuning and code generation techniques to provide an architecture-aware, user-friendly interface. [24]

7. Bilateral Contracts and Grants with Industry

7.1. Bilateral Contracts with Industry

- EDF R&D: this is a collaboration with the department SINETICS of EDF in the area of high-performance computing.
  Participants: Marc Baboulin, Amal Khabou.
  It concerns two different topics:
  - Enhancing performance of numerical solvers using accelerators (postdoc started in October 2014).
  - Studying numerical quality and reproducibility in HPC exascale applications (ongoing ANR submission).
- NumScale: Collaboration with the small size company NumScale (PME, 10 people) NumScale on C++ parallel code generation technology. NumScale is a start-up created in 2012 as the result of a Digiteo/University Paris Sud technological transfer program (Digiteo OMTE). NumScale exploits scientific results and tools based around code generation for parallel programs as well as advanced code optimization techniques developed by members of the team.

8. Partnerships and Cooperations

8.1. National Initiatives

- EDF: Contract with EDF on improving performance and designing algorithms of iterative solvers on parallel machines with accelerators (Marc Baboulin). This contract enables to hire a postdoc researcher in October 2014.
  Participants: Marc Baboulin, Amal Khabou.
- Inserm Contract with Paris X / INSERM U669 (Christophe Genolini) in the R++ project. R++ is an open source effort to modernize and increase performance of the R language used by scientists to develop statistical analysis tools. Funding for one research engineer has been received to support this project.
  Participant: Joël Falcou.
• followup of the ANR Cosinus project PetaQCD - Towards PetaFlops for Lattice Quantum ChromoDynamics Collaboration with Lal (Orsay), LPT (Orsay), LABRI (Bordeaux). About the design of architecture, software tools and algorithms for Lattice Quantum Chromodynamics. Participants: Christine Eisenbeis, Konstantin Petrov.

8.2. International Initiatives

8.2.1. Inria Associate Teams not involved in an Inria International Labs

8.2.1.1. R-LAS

Title: Randomized Linear Algebra Software

International Partner (Institution - Laboratory - Researcher):

University of Tennessee, Knoxville (United States) - Innovative Computing Laboratory (ICL) - Jack Dongarra

Start year: 2014

See also: https://www.lri.fr/~baboulin/r-las.html

The objective of the associate team between Inria and University of Tennessee is to develop a class of fast algorithms and software based on randomization to enhance linear algebra calculations in high-performance computing (HPC) applications. The first application will focus on FFT-like randomization techniques to avoid pivoting in dense and sparse matrix factorizations and thus removing the communication cost due to pivoting. The second application is related to the computation of statistical condition estimates for linear algebra problems in order to assess the numerical quality of solutions computed by HPC applications. The targeted architectures are large scale multicore systems with accelerators. The ultimate goal of the project is to make the randomized solvers designed by the associate team accessible to end-users thanks to a public domain software library.

8.3. International Research Visitors

8.3.1. Visits of International Scientists

• Masha Sosonkina, Old Dominion University, USA.
• Hartwig Anzt, University of Tennessee, USA.
• Nick Higham, University of Manchester, UK.
• Jean-Luc Gaudiot, UC Irvine, USA.

8.3.2. Visits to International Teams

8.3.2.1. Research stays abroad

• Marc Baboulin,
  – Invitation at Old Dominion University, Norfolk, USA, (October 2015)
  – Invitation at National Institute of Informatics, Tokyo, Japan (August 2015)
  – Invitation at Académie des Sciences de Prague, République Tchèque (June 2015)
  – Invitation at Inria Bordeaux- équipe Hiepacs (March 2015)

9. Dissemination

9.1. Promoting Scientific Activities

9.1.1. Scientific events organisation

9.1.1.1. Member of the organizing committees
• Marc Baboulin,
  – Member of the steering committee of HPC 2015
  – Minisymposium "Randomized algorithms in numerical linear algebra." Organizers: Marc Baboulin, Jack Dongarra (Univ. of Tennessee) et Sherry Li (Lawrence Berkeley National Laboratory), SIAM Conference on Computational Science and Engineering, Salt Lake City, USA, March 14-18, 2015.

9.1.2. Journal

9.1.2.1. Member of the editorial board
• Christine Eisenbeis, IJPP

9.1.3. Invited talks

9.1.4. Scientific expertise
• Marc Baboulin, comité de sélection pour un poste de maître de conférences en informatique, université Paris-Sud 11, mai 2015.
• Christine Eisenbeis, comité de sélection pour un poste de professeur d’informatique, université Paris-Sud 11, mai 2015.
• Joël Falcou, comité de sélection pour un poste de maître de conférences en informatique, université Paris-Sud 11, mai 2015.
• Lionel Lacassagne, comité de sélection pour un poste de maître de conférences en informatique, université Paris-Sud 11, mai 2015.

9.2. Teaching - Supervision - Juries

9.2.1. Supervision
PhD in progress: Lénaïc Bagnères, "Adaptation automatique et semi-automatique des optimisations de programmes", University Paris-Sud 11, supervisors: Cédric Bastoul and Christine Eisenbeis
PhD in progress: Ian Masliah, "Automatic code generation in high-performance computing numerical libraries", University Paris Sud 11, Supervisors: M. Baboulin and J. Falcou
PhD defended: Jason Lambert, "Parallélisation de simulations interactives de champs ultrasonores pour le contrôle non destructif", CEA List/Disc funding, University Paris-Sud 11, July 3rd, 2015, Supervisor: Lionel Lacassagne
PhD defended: Adrien Rémy, "Solving dense linear systems on accelerated multicore architectures", University Paris Sud 11, July 8th, 2015, Supervisors: M. Baboulin and B. Rozoy
PhD defended: Antoine Tran Tan, "Squelettes algorithmiques asynchrones : application aux langages orientés domaine", University Paris-Sud 11, October 8th, 2015, Supervisor: Joël Falcou
PhD defended: Yushan Wang, "Solving Incompressible Navier-Stokes Equations on Heterogeneous Parallel Architectures", University Paris Sud 11, April 9th, 2015, Supervisors: M. Baboulin and O. Le Maître

9.2.2. Juries
• Marc Baboulin,
– PhD defence of Michele Mangili, Politecnico di Milano (15/12/2015), chairman of the committee.
– HDR defence of Stéphane Louise, CEA Saclay (29/06/2015), chairman of the committee.


9.3. Popularization


10. Bibliography

Major publications by the team in recent years


**Publications of the year**

**Doctoral Dissertations and Habilitation Theses**


**International Conferences with Proceedings**


[21] I. Masliah, M. Baboulin, J. Falcou. Metaprogramming dense linear algebra solvers. Applications to multi and many-core architectures, in "13th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA 2015)", Helsinki, Finland, August 2015, https://hal.inria.fr/hal-01221358

Scientific Books (or Scientific Book chapters)


Research Reports

[23] M. Baboulin, J. Falcou, I. Masliah. Meta-programming and Multi-stage Programming for GPGPUs, Inria Saclay Ile de France ; Paris-Sud XI, September 2015, n° RR-8780, https://hal.inria.fr/hal-01204661

Other Publications


References in notes


[71] P. ESTÉRIE, M. GAUNARD, J. FALCOU. A proposal to add single instruction multiple data computation to the standard library, in "N3561", 2013


[80] M. GOUIFFÈS, F. LAGUZET, L. LACASSAGNE. Color Connectedness Degree For Mean-Shift Tracking, in "IEEE International Conference on Pattern Recognition (ICPR)", 2010


[99] M. Kruse. Lattice QCD Optimization and Polytopic Representations of Distributed Memory, Université Paris-Sud 11, September, 26th 2014


[119] S. MOUFAYAD. Demmel type communication-avoiding generalized minimal residual method (CA-GMRES) on multicore hardwares: an application in QCD. American university of Beirut, Beirut, Libanon, june 2011, defended on 2010, June 10th


[121] D. S. PARKER. Random Butterfly Transformations with Applications in Computational Linear Algebra, Computer Science Department, UCLA, 1995, n° CSD-950023


[127] A. PÉDRON, L. LACASSAGNE, F. BIMBARD, S. L. BERRE. Parallelization of an ultrasound reconstruction algorithm for non destructive testing on multicore CPU and GPU, in "IEEE International Conference on Design and Architectures for Signal and Image Processing (DASIP)", 2011


[147] H. TABIA, M. GOUIFFÈS, L. LACASSAGNE. Motion modeling for abnormal event detection in crowd scenes, in "IEEE International Conference on Pattern Recognition (ISCIVC)", 2012


