Activity Report 2015

Project-Team CAIRN

Energy-Efficient Computing Architectures

IN COLLABORATION WITH: Institut de recherche en informatique et systèmes aléatoires (IRISA)
# Table of contents

1. Members ....................................................................................... 1
2. Overall Objectives ......................................................................... 3
3. Research Program ......................................................................... 4
   3.1. Panorama ................................................................................ 4
   3.2. Reconfigurable Architecture Design .................................. 5
   3.3. Compilation and Synthesis for Reconfigurable Platforms ....... 6
4. Application Domains ....................................................................... 7
5. Highlights of the Year .................................................................... 7
6. New Software and Platforms .......................................................... 8
   6.1. Panorama ................................................................................ 8
   6.2. Gecos .................................................................................... 9
   6.3. ID.Fix: Infrastructure for the Design of Fixed-point Systems 10
   6.4. PowWow: Power Optimized Hardware and Software FrameWork for Wireless Motes 10
   6.5. Ziggie: a Platform for Wireless Body Sensor Networks .... 11
7. New Results ................................................................................... 11
   7.1. Reconfigurable Architecture Design .................................. 12
   7.1.1. Design Flow and Run-Time Management for Compressed FPGA Configurations ......................................................... 12
   7.1.2. Run-Time Approximation under Performance Constraints in OFDM Wireless Receivers .................................................. 12
   7.1.3. Optical Interconnections for 3D Multiprocessor Architectures ......................................................................................... 12
   7.2. Compilation and Synthesis for Reconfigurable Platform ....... 14
   7.2.1. Adaptive dynamic compilation for low power embedded systems ............................................................ 14
   7.2.2. Design Tools for Reconfigurable Video Coding .......... 15
   7.2.3. High-Level Synthesis Based Rapid Prototyping of Software Radio Waveforms ..................................................... 15
   7.2.4. Optimization of loop kernels using software and memory information ................................................................. 16
   7.2.5. Leveraging Power Spectral Density for Scalable System-Level Accuracy Evaluation .................................................. 16
   7.3. Interaction between Algorithms and Architectures .............. 16
   7.3.1. Sensor-Aided Non-Intrusive Load Monitoring .................. 16
   7.3.2. Posture and Gesture Recognition using Wireless Body Sensor Networks ............................................................. 17
   7.3.3. Energy Harvesting and Power Management .................... 17
   7.3.4. Signal Processing for High-Rate Optical Communications ........................................................................ 18
8. Partnerships and Cooperations .......................................................... 18
   8.1. Regional Initiatives ................................................................ 18
   8.2. National Initiatives ................................................................. 19
   8.2.1. ANR Blanc - PAVOIS (2012–2016) ......................... 19
   8.2.2. ANR INFRA 2011 - FAON (2012-2015) ............... 19
   8.2.3. ANR Ingénierie Numérique et Sécurité - ARDyT (2011-2016) ........................................................................ 19
   8.2.4. ANR Ingénierie Numérique et Sécurité - COMPA (2011-2015) ........................................................................ 20
   8.2.5. ANR Ingénierie Numérique et Sécurité - DEFIS (2011-2015) ........................................................................ 20
   8.2.6. Labex CominLabs - BoWI (2012-2016) .................. 20
   8.2.7. Labex CominLabs - 3DCORE (2014-2018) ............... 21
   8.3. European Initiatives ................................................................. 22
   8.3.1. FP7 FLEXTILES ............................................................... 22
   8.3.2. FP7 ALMA ................................................................. 22
   8.4. International Initiatives ............................................................ 23
   8.4.1. Inria Associate Teams ................................................. 23
   8.4.2. Inria International Partners ........................................... 23
8.4.2.1. Declared Inria International Partners 23
  8.4.2.1.1. LRS 23
  8.4.2.1.2. DAVIAP 23
  8.4.2.1.3. HARAMCOP 24
  8.4.2.1.4. SPINACH 24
8.4.2.2. Informal International Partners 24
8.5. International Research Visitors 24
  8.5.1. Visits of International Scientists 24
  8.5.2. Visits to International Teams 25
9. Dissemination ................................................................. 25
  9.1. Promoting Scientific Activities 25
    9.1.1. Scientific events selection 25
      9.1.1.1. Chair of conference program committees 25
      9.1.1.2. Member of the conference program committees 25
    9.1.2. Journal 25
    9.1.3. Invited talks 26
    9.1.4. Leadership within the scientific community 26
    9.1.5. Scientific expertise 26
  9.2. Teaching - Supervision - Juries 26
    9.2.1. Teaching 26
    9.2.2. Teaching Responsibilities 27
    9.2.3. Supervision 28
10. Bibliography ........................................................................ 28
Project-Team CAIRN

Creation of the Project-Team: 2009 January 01

Keywords:

Computer Science and Digital Science:
1.1. - Architectures
1.1.1. - Multicore
1.1.10. - Reconfigurable architectures
1.1.2. - Hardware accelerators (GPGPU, FPGA, etc.)
1.1.8. - Security of architectures
1.1.9. - Fault tolerant systems
1.2.5. - Internet of things
1.2.6. - Sensor networks
2.2. - Compilation
2.2.1. - Static analysis
2.2.4. - Parallel architectures
2.2.5. - GPGPU, FPGA, etc.
2.2.6. - Adaptive compilation

Other Research Topics and Application Domains:
4.4. - Energy consumption
4.4.1. - Green computing
4.4.2. - Embedded sensors consumption
6.2.2. - Radio technology
6.2.4. - Optic technology
6.6. - Embedded systems
8.1. - Smart building/home
8.1.1. - Energy for smart buildings
8.1.2. - Sensor networks for smart buildings

CAIRN is a common project with CNRS, University of Rennes 1, and ENS Rennes, located on two campuses: Rennes (Beaulieu) and Lannion (ENSSAT).

1. Members

Research Scientists
François Charot [Researcher (CR) Inria, Rennes]
Olivier Sentieys [Team Leader, Senior Researcher (DR) Inria, Lannion, HdR]
Arnaud Tisserand [Senior Researcher (DR) CNRS, Lannion, HdR]

Faculty Members
Emmanuel Casseau [Professor, Univ. Rennes I, ENSSAT, Lannion, HdR]
Daniel Chillet [Professor, Univ. Rennes I, ENSSAT, Lannion, HdR]
Steven Derrien [Professor, Univ. Rennes I, ISTIC, Rennes, HdR]
Cédric Killian [Associate Professor, Univ. Rennes I, IUT, Lannion]
Angeliki Kritikakou [Associate Professor, Univ. Rennes I, ISTIC, Rennes]
Patrice Quinton [Professor, ENS Rennes, Rennes, HdR]
Christophe Wolinski [Professor, Univ. Rennes I, Director of ESIR, Rennes, HdR]

Engineers
Philippe Quémerais [Research Engineer (20%), Univ. Rennes I, ENSSAT, Lannion]
Arnaud Carer [Research Engineer (half time), Univ. Rennes I, Lannion]
Raphael Bardoux [Inria, Lannion]
Pierre Guilloux [CNRS, Lannion]
Christophe Huriaux [Inria, Lannion]
Nicolas Simon [Univ. Rennes I, Rennes]
Nicolas Estibals [Univ. Rennes I, Rennes]

PhD Students
Franck Bucheron [DGA, Rennes]
Ali Hassan El-Moussawi [Univ. Rennes I, granted by FP7 Alma, Rennes]
Jérémie Métairie [CNRS, granted by ANR Pavois, Lannion]
Gaël Deest [Univ. Rennes I, MENRT grant, Rennes, from Oct 2013]
Rengarajan Ragavan [Univ. Rennes I, granted by FP7 FlexTiles, Lannion, from Oct 2013]
Mai-Thanh Tran [Univ. Rennes I, granted by Brittany Region/CG22, Lannion, from Oct 2013]
Xuan Chien Le [Inria, granted by Brittany Region/LTC, Lannion, from Oct 2013]
Florent Berthier [CEA LETL Grenoble, from Oct 2013]
Benjamin Barrois [Univ. Rennes I, MENRT grant, Lannion, from Oct 2014]
Gabriel Gallin [CNRS, granted by CominLabs, from Oct 2014]
Jiating Luo [Univ. Rennes I, granted by China Gov., from Nov 2014]
Huu Van Long Nguyen [Univ. Rennes I, until Aug 2015]
Van Dung Pham [Inria, granted by CominLabs, Lannion, from Dec 2014]
Baptiste Roux [Inria, granted by DGA and Inria, Rennes, from Oct 2014]
Audrey Lucas [CNRS, granted by PEC, Lannion, from Jan 2016]
Rafael Psiakis [Univ. Rennes I, MENRT grant, from Oct 2015]
Simon Rokicki [Univ. Rennes I, granted by ENS Rennes, from Oct 2015]
Quang-Hai Khuat [University grant, Brittany Region/CG22, Lannion, until Jan 2015]
Christophe Huriaux [Univ. Rennes I, MENRT grant, Lannion, until Dec 2015]

Post-Doctoral Fellows
Karim Bigou [Univ. Rennes I, ATER IUT, Lannion]
Benoit Lopez [Univ. Rennes I, ATER ISTIC, Rennes, from Sep 2015]
Yaset Oliva Venegas [Univ. Rennes I, until Mar 2015]
Martha Johanna Sepulveda Florez [Inria, until Sep 2015]
Nicolas Veyrat-Charvillon [Univ. Rennes I, ATER ENSSAT, Lannion, until Aug 2015]

Visiting Scientist
Renato de Sobral Cintra [Professor, until Jul 2015]

Administrative Assistants
Nadia Derouault [Assistant, Inria, Rennes]
Angélique Le Pennec [Assistant, Univ. Rennes I, ENSSAT, Lannion]
2. Overall Objectives

2.1. Overall Objectives

Abstract: The CAIRN project-team researches new architectures, algorithms and design methods for flexible and energy efficiency domain-specific system-on-chip (SoC). As performance and energy-efficiency requirements of SoCs are continuously increasing, they become difficult to fulfil using only programmable processors solutions. To address this issue, we promote/advocate the use of reconfigurable hardware, i.e., hardware structures whose organization may change before or even during execution. Such reconfigurable SoCs offer high performance at a low energy cost, while preserving a high-level of flexibility. The group studies these SoCs from three angles: (i) The invention and design of new reconfigurable platforms with an emphasis on flexible arithmetic operator design, dynamic reconfiguration management, and low-power consumption. (ii) The development of their corresponding design flows (compilation and synthesis tools) to enable their automatic design from high-level specifications. (iii) The interaction between algorithms and architectures especially for our main application domains (wireless communications, wireless sensor networks and digital security).

The scientific goal of the CAIRN group is to research new hardware architectures of Reconfigurable System-on-Chips (RSoC) along with their associated design flows. RSoCs chips integrate reconfigurable blocks whose hardware structure may be adjusted before or even during a program execution. They originate from the possibilities opened up by Field Programmable Gate Arrays (FPGA) technology and by reconfigurable processors [75], [83]. Recent evolutions in technology and modern hardware systems confirm that reconfigurable systems are increasingly used in recent applications or embedded into more general system-on-chip (SoC) [87]. This architectural model has received a lot of attention in academia over the last decade [79], and is now considered for industrial use. One reason is the rapidly changing standards in communications and information security that require frequent device modifications. In many cases, software updates are not sufficient to keep devices on the market, while hardware redesigns remain too expensive. The need to continuously adapt the system to changing environments (e.g., cognitive radio) is another incentive to use dynamic reconfiguration at runtime. Last, with technologies at 65 nm and below, manufacturing problems strongly influence electrical parameters of transistors, and transient errors caused by particles or radiations will also appear more and more often during execution: error detection and correction mechanisms or autonomic self-control can benefit from reconfiguration capabilities.

Standard processors or system-on-chips enable flexible software on fixed hardware, whereas reconfigurable platforms make possible flexible software on flexible hardware.

As chip density increases [98], power efficiency has become “the Grail” of all chip architects, be they designing circuits for portable devices or for high-performance general-purpose processors. Indeed, power (or energy) constraints are now as equally important as performance constraints. Moreover, this power issue can often only be addressed through the use of a complete application-specific architecture, or by incorporating some application-specific components within a programmable SoC. Designers hence face a very difficult choice between the flexibility and short design time of programmable architectures and the power efficiency of specialized architecture. In this context, reconfigurable architectures are acknowledged for providing the best trade-off between power, performance, cost and flexibility. This efficiency stems from the fact that their hardware structure can be adapted to the application requirements [97], [83].

However, designing reconfigurable systems poses several challenges: first, the definition of the architecture structure itself along with its dynamic reconfiguration capabilities, and then, its corresponding compilation/synthesis tools. The scientific goal of CAIRN is therefore to leverage the background and past experience of its members to tackle these challenges. We therefore propose to approach energy efficient reconfigurable architectures from three angles: (i) the invention of new reconfigurable platforms, (ii) the development of their corresponding design and compilation tools, and (iii) the exploration of the interaction between algorithms and architectures.
Members of the CAIRN have/had collaborations with large companies like STMicroelectronics (Grenoble), Technicolor (Rennes), Thales (Paris), Alcatel (Lannion), France-Telecom Orange Labs (Lannion), Atmel (Nantes), Xilinx (USA), SME like Geensys (Nantes), R-interface (Marseille), TeamCast/Ditocom (Rennes), Sensaris (Grenoble), Envivio (Rennes), InPixal (Rennes), Sestream (Paris), Ekinops (Lannion) and Institute like DGA (Rennes), CEA (Saclay, Grenoble). They are involved in several national or international funded projects (FP7 Alma, FP7 Flextiles, ANR funded Pavois, Ardyt, Defis, Faon, Compa, Ocelot, Cominlabs funded BoWI, 3DCore, HAH, Reliasic, and "Images&Networks Competitiveness Cluster" funded Embrace).

3. Research Program

3.1. Panorama

The development of complex applications is traditionally split in three stages: a theoretical study of the algorithms, an analysis of the target architecture and the implementation. When facing new emerging applications such as high-performance, low-power and low-cost mobile communication systems or smart sensor-based systems, it is mandatory to strengthen the design flow by a joint study of both algorithmic and architectural issues.

![Diagram of CAIRN’s design flow and research themes]

Figure 1. CAIRN’s general design flow and related research themes

1Often referenced as algorithm-architecture mapping or interaction.
Figure 1 shows the global design flow we propose to develop. This flow is organized in levels which refer to our three research themes: application optimization (new algorithms, fixed-point arithmetic and advanced representations of numbers), architecture optimization (reconfigurable and specialized hardware, application-specific processors), and stepwise refinement and code generation (code transformations, hardware synthesis, compilation).

In the rest of this part, we briefly describe the challenges concerning new reconfigurable platforms in Section 3.2 and the issues on compiler and synthesis tools related to these platforms in Section 3.3.

### 3.2. Reconfigurable Architecture Design

Over the last two decades, there has been a strong push of the research community to evolve static programmable processors into run-time dynamic and partial reconfigurable (DPR) architectures. Several research groups around the world have hence proposed reconfigurable hardware systems operating at various levels of granularity. For example, functional-level reconfiguration has been proposed to increase the efficiency of programmable processors without having to pay for the FPGA penalties. These coarse-grained reconfigurable architectures (CGRAs) provide operator-level configurable functional blocks and word-level datapaths. The main goal of this class of architectures is to provide flexibility while minimizing reconfiguration overhead (there exists several recent surveys on this topic [101], [86], [71], [102]). Compared to fine-grained architectures, CGRAs benefit from a massive reduction in configuration memory and configuration delay, as well as a considerable reduction in routing and placement complexity. This, in turns, results in an improvement in the computation volume over energy cost ratio, even if it comes at the price of a loss of flexibility compared to bit-level operations. Such constraints have been taken into account in the design of DART [83][11], CRIP [73], Adres [93] or others [104]. These works have led to commercial products such as the Extreme Processor Platform (XPP) [74] from PACT or Montium 2 from Recore systems.

Another strong trend is the design of hybrid architectures which combine standard GPP or DSP cores with arrays of configurable elements such as the Lx [85], or of field-configurable elements such as the Xirisc processor [91] and more recently by commercial platforms such as the Xilinx Zynq. Some of their benefits are the following: functionality on demand (set-top boxes for digital TV equipped with decoding hardware on demand), acceleration on demand (coprocessors that accelerate computationally demanding applications in multimedia or communications applications), and shorter time-to-market (products that target ASIC platforms can be released earlier using reconfigurable hardware).

Dynamic reconfiguration enables an architecture to adapt itself to various incoming tasks. This requires complex resource management and control which can be provided as services by a real-time operating system (RTOS) [92]: communication, memory management, task scheduling [82], [77] [1] and task placement. Such an Operating System (OS) based approach has many advantages: it provides a complete design framework, that is independent of the technology and of the underlying hardware architecture, helping to drastically reduce the full platform design time. Due to the unpredictable execution of tasks, the OS must be able to allocate resource to tasks at run-time along with mechanisms to support inter-task communication. An efficient way to support such communications is to resort to a network-on-chip [99]. The role of the communication infrastructure is then to support transactions between different components of the platform, either between macro-components – main processor, dedicated modules, dynamically reconfigurable component – or within the elements of the reconfigurable components themselves.

In CAIRN we mainly target reconfigurable system-on-chip (RSoC) defined as a set of computing and storing resources organized around a flexible interconnection network and integrated within a single silicon chip (or programmable chip such as FPGAs). The architecture is customized for an application domain, and the flexibility is provided by both hardware reconfiguration and software programmability. Computing resources are therefore highly heterogeneous and raise many issues that we discuss in the following:

---

2http://www.recoresystems.com/
• **Reconfigurable hardware blocks with a dynamic behavior** where reconfigurability can be achieved at the bit- or operator-level. Our research aims at defining new reconfigurable architectures including computing and memory resources. Since reconfiguration must happen as fast as possible (typically within a few cycles), reducing the configuration time overhead is also a key issue.

• When performance and power consumption are major constraints, it is acknowledged that optimized specialized hardware blocks (often called IPs for Intellectual Properties) are the best (and often the only) solution. Therefore, we also study architecture and tools for specialized hardware accelerators and for multi-mode components.

• Customized processors with a specialized instruction-set also offer a viable solution to trade between energy efficiency and flexibility. They are particularly relevant for modern FPGA platforms where many processor cores can be embedded. For this topic, we focus on the automatic generation of heterogeneous (sequential or parallel) reconfigurable processor extensions that are tightly coupled to processor cores.

### 3.3. Compilation and Synthesis for Reconfigurable Platforms

In spite of their advantages, reconfigurable architectures lack efficient and standardized compilation and design tools. As of today, this still makes the technology impractical for large scale industrial use. Generating and optimizing the mapping from high-level specifications to reconfigurable hardware platforms is therefore a key research issue, and the problem has received considerable interest over the last years [96], [76], [103], [105]. In the meantime, the complexity (and heterogeneity) of these platforms has also been increasing quite significantly, with complex heterogeneous multi-cores architectures becoming a de facto standard. As a consequence, the focus of designers is now geared toward optimizing overall system-level performance and efficiency [88], [96], [95]. Here again, existing tools are not well suited, as they fail at providing a unified programming view of the programmable and/or reconfigurable components implemented on the platform.

In this context we have been pursuing our efforts to propose tools whose design principles are based on a tight coupling between the compiler and the target hardware architectures. We build on the expertise of the team members in High Level Synthesis (HLS) [7], ASIP optimizing compilers [13] and automatic parallelization for massively parallel specialized circuits [5]. We first study how to increase the efficiency of standard programmable processors by extending their instruction set to speed-up computationally-intensive kernels. Our focus is on efficient and exact algorithms for the identification, selection and scheduling of such instructions [8]. We also propose techniques to synthesize reconfigurable (or multi-mode) architectures. We address these challenges by borrowing techniques from high-level synthesis, optimizing compilers and automatic parallelization, especially when dealing with nested loop kernels. The goal is then either to derive a custom fine-grain parallel architecture and/or to derive the configuration of a Coarse Grain Reconfigurable Architecture (CGRA). In addition, and independently of the scientific challenges mentioned above, proposing such flows also poses significant software engineering issues. As a consequence, we also study how leading edge Object Oriented software engineering techniques (Model Driven Engineering) can help the Computer Aided Design (CAD) and optimizing compiler communities prototyping new research ideas.

Efficient implementation of multimedia and signal processing applications (in software for DSP cores or as special-purpose hardware) often requires, for reasons related to cost, power consumption or silicon area constraints, the use of fixed-point arithmetic, whereas the algorithms are usually specified in floating-point arithmetic. Unfortunately, fixed-point conversion is very challenging and time-consuming, typically demanding up to 50% of the total design or implementation time [78]. Thus, tools are required to automate this conversion. For hardware or software implementation, the aim is to optimize the fixed-point specification. The implementation cost is minimized under a numerical accuracy or an application performance constraint. For DSP-software implementation, methodologies have been proposed [90], [94] to achieve a conversion leading to an ANSI-C code with integer data types. For hardware implementation, the best results are obtained when the word-length optimization process is coupled with the high-level synthesis [89], [80]. Evaluating the effects of finite precision is one of the major and often the most time consuming step while performing fixed-point refinement. Indeed, in the word-length optimization process, the numerical accuracy is evaluated as soon as a
new word-length is tested, thus, several times per iteration of the optimization process. Classical approaches are based on fixed-point simulations [81], [100]. They lead to long evaluation times and cannot be used to explore the entire design space. Therefore, our aim is to propose closed-form expressions of errors due to fixed-point approximations that are used by a fast analytical framework for accuracy evaluation.

4. Application Domains

4.1. Panorama

**keywords:** telecommunications, wireless communications, wireless sensor networks, content-based image retrieval, video coding, intelligent transportation systems, automotive, security

Our research is based on realistic applications, in order to both discover the main needs created by these applications and to invent realistic and interesting solutions.

**Wireless Communication** is our privileged application domain. Our research includes the prototyping of (subsets of) such applications on reconfigurable and programmable platforms. For this application domain, the high computational complexity of the 5G Wireless Communication Systems calls for the design of high-performance and energy-efficient architectures. In **Wireless Sensor Networks** (WSN), where each wireless node is expected to operate without battery replacement for significant periods of time, energy consumption is the most important constraint. Sensor networks are a very dynamic domain of research due, on the one hand, to the opportunity to develop innovative applications that are linked to a specific environment, and on the other hand to the challenge of designing totally autonomous communicating objects.

Other important fields are also considered: hardware cryptographic and security modules, high-speed true-random number generation, content-based image retrieval, automotive, and multimedia processing.

5. Highlights of the Year

5.1. Highlights of the Year

Our work on accuracy evaluation and optimisation for fixed point arithmetic was presented during a tutorial "Fixed-point refinement, a guaranteed approach towards energy efficient computing" at IEEE/ACM Design Automation and Test in Europe (DATE'15) [70].

**Some Granit out of Cairn...** The GRANIT team at IRISA is a spin-off of the CAIRN team created in January 2015, and all of the GRANIT members were formerly belonging to CAIRN. This decision was motivated by two main reasons: CAIRN had reached a critical size (nearly twenty permanent researchers) and the scope of its research was becoming really broad. During the last period, the global scope of CAIRN was the research of new architectures, algorithms and design methods for flexible and energy efficiency domain-specific system-on-chip (SoC), promoting the use of reconfigurable hardware. The research activities of CAIRN were organized around three main topics: (i) The invention and the design of new reconfigurable platforms with an emphasis on flexible arithmetic operator design, dynamic reconfiguration management and low-power consumption. (ii) The development of their corresponding design flows (compilation and synthesis tools) to enable their automatic design from high-level specifications. (iii) The interaction between algorithms and architectures especially for wireless communications and wireless sensor networks. In brief, the two first topics will still be investigated by CAIRN, while GRANIT will explore the third one, with a new focus on algorithm and architecture adaptivity and cooperation between wireless nodes.


**BEST PAPER AWARD:**
6. New Software and Platforms

6.1. Panorama

With the ever raising complexity of embedded applications and platforms, the need for efficient and customizable compilation flows is stronger than ever. This need of flexibility is even stronger when it comes to research compiler infrastructures that are necessary to gather quantitative evidence of the performance/energy or cost benefits obtained through the use of reconfigurable platforms. From a compiler point of view, the challenges exposed by these complex reconfigurable platforms are quite significant, since they require the compiler to extract and to expose an important amount of coarse and/or fine grain parallelism, to take complex resource constraints into consideration while providing efficient memory hierarchy and power management.

Because they are geared toward industrial use, production compiler infrastructures do not offer the level of flexibility and productivity that is required for compiler and CAD tool prototyping. To address this issue, we have designed an extensible source-to-source compiler infrastructure that takes advantage of leading edge model-driven object-oriented software engineering principles and technologies.

Figure 2. CAIRN’s general software development framework.
Figure 2 shows the global framework that is being developed in the group. Our compiler flow mixes several types of intermediate representations. The baseline representation is a simple tree-based model enriched with control flow information. This model is mainly used to support our source-to-source flow, and serves as the backbone for the infrastructure. We use the extensibility of the framework to provide more advanced representations along with their corresponding optimizations and code generation plug-ins. For example, for our pattern selection and accuracy estimation tools, we use a data dependence graph model in all basic blocks instead of the tree model. Similarly, to enable polyhedral based program transformations and analysis, we introduced a specific representation for affine control loops that we use to derive a Polyhedral Reduced Dependence Graph (PRDG). Our current flow assumes that the application is specified as a hierarchy of communicating tasks, where each task is expressed using C or Matlab/Scilab, and where the system-level representation and the target platform model are often defined using Domain Specific Languages (DSL).

Gecos (Generic Compiler Suite) is the main backbone of CAIRN’s flow. It is an open source Eclipse-based flexible compiler infrastructure developed for fast prototyping of complex compiler passes. Gecos is a 100% Java based implementation and is based on modern software engineering practices such as Eclipse plugin or model-driven software engineering with EMF (Eclipse Modeling Framework). As of today, our flow offers the following features:

- An automatic floating-point to fixed-point conversion flow (for HLS and embedded processors). ID.Fix is an infrastructure for the automatic transformation of software code aiming at the conversion of floating-point data types into a fixed-point representation. http://idfix.gforge.inria.fr.
- A custom instruction extraction flow (for ASIP and dynamically reconfigurable architectures). Durase and UPaK are developed for the compilation and the synthesis targeting reconfigurable platforms and the automatic synthesis of application specific processor extensions. They use advanced technologies, such as graph matching and graph merging together with constraint programming methods.
- Several back-ends to enable the generation of VHDL for specialized or reconfigurable IPs, and SystemC for simulation purposes (e.g., fixed-point simulations).

6.2. Gecos

Participants: Steven Derrien [corresponding author], Nicolas Simon, Nicolas Estibals, Ali Hassan El-Moussawi.

Keywords: source-to-source compiler, model-driven software engineering, retargetable compilation.

The Gecos (Generic Compiler Suite) project is a source-to-source compiler infrastructure developed in the Cairn group since 2004. It was designed to enable fast prototyping of program analysis and transformation for hardware synthesis and retargetable compilation domains.

Gecos is 100% Java based and takes advantage of modern model driven software engineering practices. It uses the Eclipse Modeling Framework (EMF) as an underlying infrastructure and takes benefits of its features to make it easily extensible. Gecos is open-source and is hosted on the Inria gforge at http://gecos.gforge.inria.fr.

The Gecos infrastructure is still under very active development, and serves as a backbone infrastructure to projects of the group. Part of the framework is jointly developed with Colorado State University and since 2012 it is used in the context of the ALMA European project. The Gecos infrastructure will also be used by the EMMTRIX start-up, a spin-off from the ALMA project which aims at commercializing the results of the project.

Recent developments in Gecos have focused on polyhedral loop transformations and efficient SIMD code generation for fixed point arithmetic data-types as a part of the ALMA project. Significant efforts were also put to provide a coarse-grain parallelization engine targeting the data-flow actor model in the context of the COMPA ANR project.
6.3. ID.Fix: Infrastructure for the Design of Fixed-point Systems

Participants: Olivier Sentieys [corresponding author], Nicolas Simon.

Keywords: fixed-point arithmetic, source-to-source code transformation, accuracy optimization, dynamic range evaluation

The different techniques proposed by the team for fixed-point conversion are implemented on the ID.Fix infrastructure. The application is described with a C code using floating-point data types and different pragmas, used to specify parameters (dynamic, input/output word-length, delay operations) for the fixed-point conversion. This tool determines and optimizes the fixed-point specification and then, generates a C code using fixed-point data types (ac_fixed) from Mentor Graphics. The infrastructure is made-up of two main modules corresponding to the fixed-point conversion (ID.Fix-Conv) and the accuracy evaluation (ID.Fix-Eval). The last developments allowed to have a complete compatibility with GeCos and to avoid the use of Matlab for LTI and recursive systems. In the context of the ANR DEFIS project, the ID.Fix tool has been reorganized to be integrated in the DEFIS toolflow.

6.4. PowWow: Power Optimized Hardware and Software FrameWork for Wireless Motes

Participants: Olivier Sentieys [corresponding author], Arnaud Carer.

Keywords: Wireless Sensor Networks, Low Power, Preamble Sampling MAC Protocol, Hardware and Software Platform

PowWow is an open-source hardware and software platform designed to handle wireless sensor network (WSN) protocols and related applications. Based on an optimized preamble sampling medium access (MAC) protocol, geographical routing and protothread library, PowWow requires a lighter hardware system than Zigbee [72] to be processed (memory usage including application is less than 10kb). Therefore, network lifetime is increased and price per node is significantly decreased.

CAIRN’s hardware platform (see Figure 3) is composed of:

- The motherboard, designed to reduce power consumption of sensor nodes, embeds an MSP430 microcontroller and all needed components to process PowWow protocol except radio chip. JTAG, RS232, and I2C interfaces are available on this board.
- The radio chip daughter board is currently based on a TI CC2420.
- The coprocessing daughter board includes a low-power FPGA which allows for hardware acceleration for some PowWow features and also includes dynamic voltage scaling features to increase power efficiency. The current version of PowWow integrates an Actel IGLOO AGL250 FPGA and a programmable DC-DC converter. We have shown that gains in energy of up to 700 can be obtained by using FPGA acceleration on functions like CRC-32 or error detection with regards to a software implementation on the MSP430.
- Finally, a last daughter board is dedicated to energy harvesting techniques. Based on the energy management component LTC3108 from Linear Technologies, the board can be configured with several types of stored energy (batteries, micro-batteries, super-capacitors) and several types of energy sources (a small solar panel to recover photovoltaic energy, a piezoelectric sensor for mechanical energy and a Peltier thermal energy sensor).

PowWow distribution also includes a generic software architecture using event-driven programming and organized into protocol layers. The software is based on Contiki [84], and more precisely on the Protothread library which provides a sequential control flow without complex state machines or full multi-threading.

To optimize the network regarding a particular application and to define a global strategy to reduce energy, PowWow offers the following extra tools: over-the-air reprogramming, analytical power estimation based on software profiling and power measurements, a dedicated network analyzer to probe and fix transmissions errors in the network. More information can be found at http://powwow.gforge.inria.fr.
6.5. Ziggie: a Platform for Wireless Body Sensor Networks

Participants: Olivier Sentieys [corresponding author], Arnaud Carer.

Keywords: Wireless Body Sensor Networks, Low Power, Gesture Recognition, Localization, Hardware and Software Platform

The Zyggie sensor node has been developed in the team to create an autonomous Wireless Body Sensor Network (WBSN) with the capabilities of monitoring body movements. The Zyggie platform is part of the BoWI project funded by CominLabs. Zyggie is composed of: an ATMEGA128RFA1 microcontroller, an MPU9150 Inertial Measurement Unit (IMU), an RF AS193 switch with two antennas, an LSP331AP barometer, a DC/DC voltage regulator with a battery charge controller, a wireless inductive battery charge controller, and some switches and control LEDs.

The IMU is composed of a 3-axis accelerometer, a 3-axis gyrometer and a 3-axis magnetometer. The IMU is communicating its data to the embedded microcontroller via an I2C protocol. We also developed our own MAC protocol for synchronization and data exchanges between nodes.

7. New Results
7.1. Reconfigurable Architecture Design

7.1.1. Design Flow and Run-Time Management for Compressed FPGA Configurations

Participants: Olivier Sentieys, Christophe Huriaux.

Almost since the creation of the first SRAM-based FPGAs there has been a desire to explore the benefits of partially reconfiguring a portion of an FPGA at run-time while the remainder of design functionality continues to operate uninterrupted. Currently, the use of partial reconfiguration imposes significant limitations on the FPGA design: reconfiguration regions must be constrained to certain shapes and sizes and, in many cases, bitstreams must be precompiled before application execution depending on the precise region of the placement in the fabric. We developed an FPGA architecture that allows for seamless translation of partially-reconfigurable regions, even if the relative placement of fixed-function blocks within the region is changed.

In [42] we proposed a design flow for generating compressed configuration bit-streams abstracted from their final position on the logic fabric. Those configurations can then be decoded and finalized in real-time and at run-time by a dedicated reconfiguration controller to be placed at a given physical location. The VTR framework has been expanded to include bit-stream generation features. A bit-stream format is proposed to take part of our approach and the associated decoding architecture was designed. We analyzed the compression induced by our coding method and proved that compression ratios of at least $2.5 \times$ can be achieved on the 20 largest MCNC benchmarks. The introduction of clustering which aggregates multiple routing resources together showed compression ratio up to a factor of $10 \times$, at the cost of a more complex decoding step at runtime. The VBS approach can provide increased online relocation capabilities using a decoding algorithm capable of decoding the VBS on-the-fly during the task migration.

7.1.2. Run-Time Approximation under Performance Constraints in OFDM Wireless Receivers

Participants: Olivier Sentieys, Fernando Cladera.

Mobile wireless channels are characterized by time-varying multipath propagation, noise, and interference effects. To cope with these rapid variations of channel parameters, wireless receivers are designed with a significant performance margin to be able to reach a given link quality (BER - Bit Error Rate), even for the worst-case channel conditions. Indeed, one of the steps during the design phase is the choice of the architecture bit-width, and the smallest wordlength that ensures the correct behaviour of the receiver is usually chosen.

In [39], an adaptive precision OFDM receiver is proposed. Significant energy savings come from varying at run time processing bit-width, based on estimation of channel conditions, without compromising BER constraints. To validate the energy savings, the energy consumption of basic operators has been obtained from real measurements for different bit-widths on a FPGA and a processor using soft SIMD. Results show that up to 62% of the dynamic energy consumption can be saved using this adaptive technique. The algorithms proposed for the low complexity selector used to choose the processing word-length at run time, without modifying the standard OFDM frame, are detailed in [38].

7.1.3. Optical Interconnections for 3D Multiprocessor Architectures

Participants: Jiating Luo, Pham Van Dung, Cédric Killian, Daniel Chillet, Olivier Sentieys.

To address the issue of interconnection bottleneck in multiprocessor on a single chip, we study how an Optical Network-on-Chip (ONoC) can leverage 3D technology by stacking a specific photonics die. The objectives of this study target: i) the definition of a generic architecture including both electrical and optical components, ii) the interface between electrical and optical domains, iii) the definition of strategies (communication protocol) to manage this communication medium, and iv) new techniques to manage and reduce the power consumption of optical communications. The first point is required to ensure that electrical and optical components can be used together to define a global architecture. Indeed, optical components are generally larger than electrical components, so a trade-off must be found between the size of optical and electrical parts. For example, if the need in terms of communications is high, several waveguides and wavelengths must be necessary, and can lead to an optical area larger than the footprint of a single processor. In this case, a solution is to connect (through the optical NoC) clusters of processors rather than each single processor. For the second point, we study how the
interface can be designed to take applications needs into account. From the different possible interface designs, we extract a high-level performance model of optical communications from losses induced by all optical components to efficiently manage Laser parameters. Then, the third point concerns the definition of high-level mechanisms which can handle the allocation of the communication medium for each data transfer between tasks. This part consists in defining the protocol of wavelength allocation. Indeed, the optical wavelengths are a shared resource between all the electrical computing clusters and are allocated at run time according to application needs and quality of service. The last point concerns the definition of techniques allowing to reduce the power consumption of on-chip optical communications. The power of each Laser can be dynamically tuned in the optical/electrical interface at run time for a given targeted bit-error-rate. Due to the relatively high power consumption of such integrated Laser, we study how to define adequate policies able to adapt the laser power to the signal losses.

In [44], we proposed a wavelength reservation protocol handled by an Optical Network Interface (ONI) Manager for reconfigurable ONoC based on shared waveguide. It allows to efficiently allocate, at runtime, the optical communication channels for a manycore architecture. We described the ONI manager architecture and reservation protocol. Synthesis results in a 28nm FDSOI technology demonstrated that our interface can support a clock frequency up to 550 MHz with 6 wavelengths managed. From these results, we can be optimistic about the scaling of the ONoC and its capacity to manage a large number of processors and more wavelengths.

In [55], we explored the trade-off among channel bandwidth alternatives, performance, area and power. We showed that the channel size has a strong impact on the system performance and cost. We employed synthetic and real application traffic executed on the GEMS simulator. As a result, we show that different channel bandwidths can improve the execution time of an application up to 75%, while including low area and power penalties.

7.1.4. Arithmetic Operators for Cryptography and Fault-Tolerance

Participants: Arnaud Tisserand, Emmanuel Casseau, Nicolas Veyrat-Charvillon, Karim Bigou, Franck Bucheron, Jérémie Métairie, Gabriel Gallin.

Arithmetic Operators for Fast and Secure Cryptography.

Our paper [36], presented at CHES, describes a new RNS modular multiplication algorithm for efficient implementations of ECC over GF(p). Thanks to the proposition of RNS-friendly Mersenne-like primes, the proposed RNS algorithm requires 2 times less moduli than the state-of-art ones, leading to 4 times less precomputations and about 2 times less operations. FPGA implementations of our algorithm are presented, with area reduced up to 46 %, for a time overhead less than 10 %. Other RNS algorithms and implementations have been presented at RAIM [66].

Scalar recoding is popular to speed up ECC (elliptic curve cryptography) scalar multiplication: non-adjacent form, double-base number system, multi-base number system (MBNS). Ensuring uniform computation profiles is an efficient protection against some side channel attacks (SCA) in embedded systems. Typical ECC scalar multiplication methods use two point operations (addition and doubling) scheduled according to secret scalar digits. Euclidean addition chains (EAC) offer a natural SCA protection since only one point operation is used. Computing short EACs is considered as a very costly operation and no hardware implementation has been reported yet. We designed an hardware recoding unit for short EACs which works concurrently to scalar multiplication. It has been integrated in an in-house ECC processor on various FPGAs. The implementation results show similar computation times compared to non-protected solutions, and faster ones compared to typical protected solutions (e. g. 18 % speed-up over 192 b Montgomery ladder). A paper [62] has been presented at Compas conference.

In a collaboration with University College Cork (Ireland), we worked on the design of secure multipliers for asymmetric cryptography using asynchronous circuits. A common paper has been published at ASYNC Conference [37]. In this paper, a specially adjusted Latch-less Asynchronous Charge Sharing Logic (LACSL) is developed to inherently defend such architecture against DPA attacks. The proposed logic provides input data independent low-power/energy consumption which is attributed to interleaved charge sharing stages
with non-static elements involved in the data path. A 32-bit LACSL Montgomery Multiplier (case study) is extensively tested through HSPICE simulations and great consistency in power/energy consumption is achieved. The normalized energy deviation and normalized standard deviation are only 0.048 and 0.011, respectively. Compared with the original ACSL implementation, besides the impressive energy coherence, 42% energy saving is demonstrated plus that the leakage power is 3.5 times smaller. Furthermore, the scalability of the proposed multiplier is explored where 64-bit, 128-bit and 256-bit designs are implemented. Again, great energy consistency is found with the highest deviation being 0.5%.

In collaboration with D. Pamula, we worked on fast and secure finite field multipliers for GF(2^m) arithmetic, a paper has been presented at DSD conference [53]. It presents details on fast and secure GF(2^m) multipliers dedicated to elliptic curve cryptography applications. Presented design approach aims at high efficiency and security against side channel attacks of a hardware multiplier. The security concern in the design process of a GF(2^m) multiplier is quite a novel concept. Basing on the results obtained in course of conducted research it is argued that, as well as efficiency of the multiplier impacts the efficiency of the cryptoprocessor, the security level of the multiplier impacts the security level of the whole cryptoprocessor. Thus the goal is to find a tradeoff, to compromise efficiency, in terms of speed and area, and security of the multiplier. We intend to secure the multiplier by masking the operation, either by uniformization or by randomization of the power consumption of the device during its work. The design methodology is half automated. The analyzed field sizes are the standard ones, which ensure that a cryptographic system is mathematically safe. The described architecture is based on principles of Mastrovito multiplication method. It is very flexible and enables to improve the resistance against side channel attacks without degrading the multiplier efficiency.

In a collaboration with G. Abozaid (EJUST University Egypt), we worked on the FPGA implementation of arithmetic operators for very large numbers (millions of bits) in fully homomorphic encryption (FHE) applications. A journal paper has been published in IEEE Embedded Systems Letters [18].

**ECC Crypto-Processor with Protections Against SCA.**

A dedicated processor for elliptic curve cryptography (ECC) is under development. Functional units for arithmetic operations in GF(2^m) and GF(p) finite fields and 160-600-bit operands have been developed for FPGA implementation. Several protection methods against side channel attacks (SCA) have been studied. The use of some number systems, especially very redundant ones, allows one to change the way some computations are performed and then their effects on side channel traces. This work is done in the PA VOIS project. An ASIC version of the processor is under development and should be sent for fabrication in the beginning of 2016.

A. Tisserand has been invited speaker at the conference on elliptic curve cryptography (ECC): "Hardware Accelerators for ECC and HECC" [29].

**Arithmetic Operators and Crypto-Processor for HECC.**

In the HAH project, we study and prototype efficient arithmetic algorithms for hyperelliptic curve cryptography for hardware implementations (on FPGA circuits). We study new advanced arithmetic algorithms and representations of numbers for efficient and secure implementations of HECC in hardware. First results have been published in Compas conference [60] and RAIM workshop [68].

**Arithmetic Operators for Fault Tolerance.**

In the ARDyT and Reliasic projects, we work on computation algorithms, representations of numbers and hardware implementations of arithmetic operators with integrated fault detection (and/or fault tolerance) capabilities. The target arithmetic operators are: adders, subtracters, multipliers (and variants of multiplications by constants, square, FMA, MAC), division, square-root, approximations of the elementary functions. We study two approaches: residue codes and specific bit-level coding in some redundant number systems for fault detection/tolerance integration at the arithmetic operator/unit level. FPGA prototypes are under development.

### 7.2. Compilation and Synthesis for Reconfigurable Platform

#### 7.2.1. *Adaptive dynamic compilation for low power embedded systems*

**Participants:** Steven Derrien, Simon Rokicki.
Just-in-time (JIT) compilers have been introduced in the 1960s and became popular in the mid-1990s with the Java virtual machine. The use of JIT techniques for bytecode languages brings both portability and performance, making it an attractive solution for embedded systems, as evidenced by the Dalvik framework used by Android.

When targeting embedded systems, JIT compilation is even more challenging. First, because embedded systems are often based on architectures with an explicit use of Instruction-Level Parallelism (ILP), such as Very Long Instruction Word (VLIW) processors. Those architectures are highly dependent of the quality of the compilation, mainly because of the instruction scheduling phase performed by the compiler. The other challenge lies in the high constraints of the embedded system: the energy and execution time overhead due to the JIT compilation must be carefully kept under control. This is even more true if the JIT system is to be used in the context of a heterogeneous multi-core system with support dynamic task migration for heterogeneous ISA cores and/or support dynamically reconfigurable machines.

To address these challenges, we are currently studying how it is possible to take advantage of custom hardware to speed-up (and reduce the energy cost of) the JIT compilation stage. In this framework, basic optimizations and JIT management are performed in software, while the compilation back-end is implemented by means of specialized hardware. This back-end involves both instruction scheduling and register allocation, which are known to be the most time consuming stages of such a compiler. The first results are very encouraging, and we are finalizing an FPGA-based demonstration of the system.

### 7.2.2. Design Tools for Reconfigurable Video Coding

**Participants:** Emmanuel Casseau, Yaset Oliva.

In the field of multimedia coding, standardization recommendations are always evolving. To reduce design time taking benefit of available SW and HW designs, Reconfigurable Video Coding (RVC) standard allows defining new codec algorithms. The application is represented by a network of interconnected components (so called actors) defined in a modular library and the behaviour of each actor is described in the specific RVC-CAL language. Dataflow programming, such as RVC applications, express explicit parallelism within an application. However general purpose processors cannot cope with both high performance and low power consumption requirements embedded systems have to face. We have investigated the mapping of RVC applications onto a dedicated multiprocessor platform. Actually, our goal is to propose an automated co-design flow based on the RVC framework. The design flow starts with the Dynamic Dataflow and CAL descriptions of an application and goes up to the deployment of the system onto the hardware platform. We also propose a framework to explore dynamic mapping algorithms for multiprocessors systems. Such an algorithm should be capable of computing a more efficient workload repartition based on the current configuration and performances of the system. The targeted platform is composed of several Processing Elements (PE). They follow a hierarchical organization: one PE plays the role of master and the others are slaves. The master assigns tasks (actors) to the slaves. The slaves execute the application tasks. The system has been implemented on a Zynq platform. The mapping is computed at runtime on the ARM processor while two clusters of 8 Microblazes each play the role of slaves. The DDR memory is split into two sections: one is reserved to the Master and the other one is shared with the slaves. This later contains the actor’s code. On the FPGA, the Microblazes are connected to private memories through the Local Memory Bus (LMB) that store the runtime copy. A common shared memory is used for the data exchanges between the processors. It contains the FIFOs for token exchanges between actors. The dynamic mapping algorithm aims at increasing data throughput. It starts by gathering the performance metrics of the system. It then identifies the processor with the highest workload. The algorithm evaluates the gain when moving the actor to one of the other processors. The migration is only valuable if the overhead of moving the actor is less that the gain. The actor that would lead to the highest gain is selected for migration. As a use case, we implement an MPEG-4 decoder algorithm onto a multi-core heterogeneous system deployed onto the Zynq platform from Xilinx [61] [69]. This work is done in collaboration with Lab-STICC Lorient.

### 7.2.3. High-Level Synthesis Based Rapid Prototyping of Software Radio Waveforms

**Participants:** Emmanuel Casseau, Mai Thanh Tran.
Software Defined Radio (SDR) is now becoming a ubiquitous concept to describe and implement Physical Layers (PHYs) of wireless systems. In this context, FPGA (Field Programmable Gate Array) technology is expected to play a key role. To this aim, leveraging the nascent High-Level Synthesis (HLS) tools, a design flow from high-level specifications to Register-Transfer Level (RTL) description can be thought to generate processing blocks that can be reconfigured at run-time. We thus propose a methodology for the implementation of run-time reconfiguration in the context of FPGA-based SDR. The design flow allows the exploration between dynamic partial reconfiguration and control signal based multi-mode design. This architectural tradeoff relies upon HLS and its associated design optimizations. We apply the methodology to the architectural exploration of a Fast Fourier Transform (FFT) for Long Term Evolution (LTE) standard as a use case.

7.2.4. Optimization of loop kernels using software and memory information

**Participant:** Angeliki Kritikakou.

Compilers optimize the compilation sub-problems one after the other, following an order which leads to less efficient solutions because the different sub-problems are independently optimized taking into account only a part of the information available in the algorithms and the architecture. In [19], we have presented an approach which applies loop transformations in order to increase the performance of loop kernels. The proposed approach focuses on reducing the L1, L2 data cache and main memory accesses and the addressing instructions. Our approach exploits the software information, such as the array subscript equations, and the memory architecture, such as the memory sizes. Then, it applies source-to-source transformations taking as input the C code of the loop kernels and producing a new C code which is compiled by the target compiler. We have applied our approach to five well-known loop kernels for both embedded processors and general purpose processors. From the obtained experimental results we observed speedup gains from 2 up to 18. [21] presents a new methodology for computing the Dense Matrix Vector Multiplication, for both embedded (processors without SIMD unit) and general purpose processors (single and multi-core processors with SIMD unit). The proposed methodology fully exploits the combination of the software (e.g., data reuse) and hardware parameters (e.g., data cache associativity) which are considered simultaneously giving a smaller search space and high-quality solutions. The proposed methodology produces a different schedule for different values of the (i) number of the levels of data cache; (ii) data cache sizes; (iii) data cache associativities; (iv) data cache and main memory latencies; (v) data array layout of the matrix and (vi) number of cores. With our experimental results we show that the proposed approach achieves increased performance than ATLAS state-of-the-art library with a speedup from 1.2 up to 1.45.

7.2.5. Leveraging Power Spectral Density for Scalable System-Level Accuracy Evaluation

**Participants:** Benjamin Barrois, Olivier Sentieys.

The choice of fixed-point word-lengths critically impacts the system performance by impacting the quality of computation, its energy, speed and area. Making a good choice of fixed-point word-length generally requires solving an NP-hard problem by exploring a vast search space. Therefore, the entire fixed-point refinement process becomes critically dependent on evaluating the effects of accuracy degradation. In [34], a novel technique for the system-level evaluation of fixed-point systems, which is more scalable and that renders better accuracy, was proposed. This technique makes use of the information hidden in the power-spectral density of quantization noises. It is shown to be very effective in systems consisting of more than one frequency sensitive components. Compared to state-of-the-art hierarchical methods that are agnostic to the quantization noise spectrum, we show that the proposed approach is $5 \times$ to $500 \times$ more accurate on some representative signal processing kernels.

7.3. Interaction between Algorithms and Architectures

7.3.1. Sensor-Aided Non-Intrusive Load Monitoring

**Participants:** Xuan-Chien Le, Olivier Sentieys.
Non-Intrusive Load Monitoring (NILM) plays an important role in energy management and energy reduction in buildings and homes. An NILM system does not need a large amount of deployed power meters to monitor the power usage of home devices. Instead, only one meter on the main power line is necessary to detect and identify the operating devices. There are many approaches to solve the problem of device determination in NILM. The features applied in low-frequency based approach essentially include the step-change (or edge) and the steady state. In [47] we introduced three algorithms to solve the $l_1$-norm minimization problem in NILM and results on power measurements obtained from a real appliance deployment. With a small number of devices, the obtained precision varies from 75% to 99%, depending on the tolerance criterion to determine the steady state of a given device.

7.3.2. Posture and Gesture Recognition using Wireless Body Sensor Networks

Participants: Arnaud Carer, Alexis Aulery, Olivier Sentieys.

The BoWi project (Body Wold Interactions) aims at designing a Wireless Body Sensor Network (WBSN) for accurate Gesture and Body Movement estimation with extremely severe constraints in terms of footprint and power consumption. Advantages of such system mainly come from its possible use in indoor or outdoor environments without any additional equipment. The 3D geolocation approach will combine radio communication distance measurement and inertial sensors and it will also strongly benefit from cooperative techniques based on multiple observations and distributed computation. Different types of applications, as health care, activity monitoring and environment control, are considered and evaluated along with a human-machine interface expertise.

In [32] we presented three different use cases of WBSN for posture and gesture recognition developed by increasing demands in terms of accuracy: posture recognition, gesture recognition and motion capture. This work is based on a simulator designed to explore algorithmic solutions for posture and gesture identification. Simulation results were performed with a set of different algorithm and sensor proposals for three usages including a Principal Component Analysis (PCA) for posture classification. We show how sensor and algorithm can be carefully chosen according to application scenarios while minimising implementation complexity.

For applications based on predefined postures such as environment control and physical rehabilitation, we show in [31] that low cost and fully distributed solutions, that minimize radio communications, can be efficiently implemented. Considering that radio links provide distance information, we also demonstrate that the matrix of estimated inter-node distances offers complementary information that allows for the reduction of communication load. Our results are based on a simulator that can handle various measured input data, different algorithms and various noise models. Simulation results are useful and used for the development of real-life prototype.

7.3.3. Energy Harvesting and Power Management

Participants: Olivier Sentieys, Arnaud Carer, Trong-Nhan Le.

To design autonomous Wireless Sensor Networks (WSNs) with a theoretical infinite lifetime, energy harvesting (EH) techniques have been recently considered as promising approaches. Ambient sources can provide everlasting additional energy for WSN nodes and exclude their dependence on battery.

In [24], an efficient energy harvesting system which is compatible with various environmental sources, such as light, heat, or wind energy, was proposed. Our platform takes advantage of double-level capacitors not only to prolong system lifetime but also to enable robust booting from the exhausting energy of the system. Simulations and experiments show that our multiple-energy-sources converter (MESC) can achieve booting time in order of seconds. Although capacitors have virtual recharge cycles, they suffer higher leakage compared to rechargeable batteries. Increasing their size can decrease the system performance due to leakage energy. Therefore, an energy-neutral design framework providing a methodology to determine the minimum size of those storage devices satisfying energy-neutral operation (ENO) and maximizing system quality-of-service (QoS) in EH nodes, when using a given energy source, was also proposed. Experiments validating this framework are performed on a real WSN platform with both photovoltaic cells and thermal generators in an
indoor environment. Moreover, simulations on OMNET++ showed that the energy storage optimized from our design framework is used up to 93.86%.

A Power Manager (PM) is usually embedded in EH wireless nodes to adapt the computation load by changing their wake-up interval according to the harvested energy. In order to prolong the network lifetime, the PM must ensure that every node satisfies the Energy Neutral Operation (ENO) condition. However, when a multi-hop network is considered, changing the wake-up interval regularly may cripple the synchronization among nodes and therefore, degrade the global system Quality of Service (QoS). In [25], a Wake-up Variation Reduction Power Manager (WVR-PM) was proposed to solve this issue. This PM is applied for wireless nodes powered by a periodic energy source (e.g., light energy in an office) over a constant cycle of 24 hours. Not only following the ENO condition, our power manager also reduces the wake-up interval variations of WSN nodes. Based on this PM, an energy-efficient protocol, named Synchronized Wake-up Interval MAC (SyWiM), was also proposed. OMNET++ simulation results using three different harvested profiles show that the data rate of a WSN node can be increased up to 65% and the latency reduced down to 57% compared to state-of-the-art PMs. Validations on a real WSN platform have also been performed and confirmed the efficiency of our approach.

7.3.4. Signal Processing for High-Rate Optical Communications

Participants: Trung-Hien Nguyen, Olivier Sentieys, Arnaud Carer.

Mary quadrature amplitude modulation (m-QAM) combined with coherent detection and digital signal processing (DSP) is a promising candidate for the implementation of next generation optical transmission systems. However, as the number of modulation levels increases, the sensitivity to system imperfections such as phase noise of the transmitter and the local oscillator lasers or fiber nonlinearities is exacerbated. Moreover, the amplitude and phase imbalances between the in-phase (I) and quadrature (Q) channels in the transmitter (Tx) and the front-end of the receiver (Rx), which is often referred to as IQ imbalance, is also troublesome if not compensated.

In [52], we proposed a novel simple blind adaptive IQ imbalance compensation based on a decision-directed least-mean-square (DD-LMS) algorithm integrated to a modified butterfly FIR filter configuration. Since only 2 FIR filter coefficients-sets are used, instead of 4 in the conventional configuration, the time for updating the coefficients and the hardware resources (such as coefficient memories and number of look-up tables) in real time field-programmable gate array (FPGA) platforms is then reduced using this method. A reduction in hardware complexity by a factor of about 3 is achieved by the proposed joint method. The proposed structure is experimentally validated with a 40Gbit/s 16-QAM signal. A 7dB power penalty reduction is experimentally achieved at a bit error rate (BER) of $10^{-3}$ in the presence of a 10 degree phase imbalance, confirming the effectiveness of the proposed algorithm. The equalization capability remains even in the presence of group velocity dispersion along the link, which is numerically confirmed with optical fiber transmission up to 1200 km and 20 phase imbalance.

In [50], circular harmonic expansion-based carrier frequency offset estimation was investigated for optical m-QAM communication systems. The proposed method, combined with a gradient-descent algorithm, shows better performance compared to already proposed VVMFOE and 4th-power methods.

8. Partnerships and Cooperations

8.1. Regional Initiatives

8.1.1. Images & Réseaux Competitivity Cluster - Embrace (2014-2016)

Participants: Raphaël Bardoux, Arnaud Carer, Olivier Sentieys.
Embrace (Embedded Radio Accelerator) is a project which involves CAIRN and two Small Medium Enterprises (SMEs): Digidia and PrimeGPS. Embrace aims at developing a software radio platform to enable the digital demodulation of HF signals. Both SMEs will use this platform as the first step to implement new products. These products will be dedicated to two different applications (Global Navigation Satellite System and Navigation Safety) at the heart of the markets of the SMEs. CAIRN’s goal is the technological transfer of the methods proposed by the team that enable the rapid prototyping of digital radios.

8.2. National Initiatives

The CAIRN team mainly collaborates with the following laboratories: CEA List, CEA Leti, LEAT Nice, Lab-STICc (Lorient, Brest), LIRMM (Montpellier, Perpignan), LIP6 Paris, IETR Rennes, DTIM-ONERA Toulouse, LAAS Toulouse, IRIT Toulouse, Inria Socrate. The team participates in the activities of the following research organization of CNRS (GdR for in French “Groupe de Recherche”):

- GdR SOC-SIP (System On Chip & System In Package), working groups on reconfigurable architectures, embedded software for SoC, low power issues. E. Casseau is in charge of the architecture topic of the reconfigurable platform working group.
- GdR ISIS (Information Signal ImageS), working group on Algorithms Architectures Adequation.
- GdR ASR (Architectures Systèmes et Réseaux)
- GdR IM (Informatique Mathématiques), C2 working group on Codes and Cryptography and ARITH working group on Computer Arithmetic

8.2.1. ANR Blanc - PAVOIS (2012–2016)

Participants: Arnaud Tisserand, Emmanuel Casseau, Philippe Quémerais, Jérémie Métairie, Nicolas Veyrat-Charvillon, Karim Bigou, Pierre Guilloux.

PAVOIS (in French: Protections Arithmétiques Vis à vis des attaques physiques pour la cryptOgraphIe basée sur les courbeS elliptiques) is a project on Arithmetic Protections Against Physical Attacks for Elliptic Curve based Cryptography. It involves IRISA-CAIRN (Lannion) and LIRMM (Perpignan and Montpellier). This project will provide novel implementations of curve based cryptographic algorithms on custom hardware platforms. A specific focus will be placed on trade-offs between efficiency and robustness against physical attacks. One of our goal is to theoretically study and practically measure the impact of various protection schemes on the performance (speed, silicon cost and power consumption). Theoretical aspects will include an investigation of how special number representations can be used to speed-up cryptographic algorithms, and protect cryptographic devices from physical attacks. On the practical side, we will design innovative cryptographic hardware architectures of a specific processor based on the theoretical advancements described above to implement curve based protocols. We will target efficient and secure implementations for both FPGA and ASIC circuits. For more details see http://pavois.irisa.fr.

8.2.2. ANR INFRA 2011 - FAON (2012-2015)

Participants: Raphaël Bardoux, Arnaud Carer.

The FAON (Frequency based Access Optical Networks) project objectives are to demonstrate the technology and feasibility of a new type of Passive Optical Network (PON) for broadband access which uses a Frequency based shared access technique known as Frequency Division Multiplexing (FDM). These goals completely fall into the line of the expected capacity increase in PON which is today forecasted to go from 100 Mbps per user to 1 Gbps. Faon involves Orange Labs, CEA-LETI, University of South Brittany (Lab-STICC laboratory) and Univ. Rennes 1 (Foton laboratory and CAIRN team). CAIRN developed a high-rate architecture at the receiver side. Specific receiver algorithms (synchronization and equalization) and FPGA implementation are the key issues that were addressed. This project ended in 2015.

8.2.3. ANR Ingénierie Numérique et Sécurité - ARDyT (2011-2016)

Participants: Arnaud Tisserand, Philippe Quémerais.
ARDyT (in French: Architecture Reconfigurable Dynamiquement Tolérante aux fautes) is a project on a Reliable and Reconfigurable Dynamic Architecture. It involves IRISA-CAIRN (Lannion), Lab-STICC (Lorient), LIEN (Nancy) and ATMEL. The purpose of the ARDyT project is to provide a complete environment for the design of a fault tolerant and self-adaptable platform. Then, a platform architecture, its programming environment and management methodologies for diagnosis, testability and reliability have to be defined and implemented. The considered techniques are exempt from the use of hardened components for terrestrial and aeronautics applications for the design of low-cost solutions. The ARDyT platform will provide a European alternative to import ITAR constraints for fault-tolerant reconfigurable architectures. For more details see http://ardyt.irisa.fr.

8.2.4. ANR Ingénierie Numérique et Sécurité - COMPA (2011-2015)

Participants: Emmanuel Casseau, Steven Derrien, Yaset Oliva Venegas.

COMPA (model oriented design of embedded and adaptive multiprocessor) is a project which involves CAIRN, IETR (Rennes) and Lab-STICC (Lorient). The aim of the project was to design adaptive multiprocessor embedded systems for executing dataflow programs. The use case is the Reconfigurable Video Coding (RVC) standard. More specifically, we focus on the portable and platform-independent RVC-CAL language to describe the applications. We use transformations to refine, increase parallelism and translate the application model into software and hardware components. Specific scheduling and actor’s mapping are also investigated for runtime execution. For more details see http://www.compa-project.org. This project ended in 2015.

8.2.5. ANR Ingénierie Numérique et Sécurité - DEFIS (2011-2015)

Participants: Olivier Sentieys, Nicolas Simon.

DEFIS (Design of fixed-point embedded systems) is a project which involves CAIRN, LIP6 (University of Paris 6), LIRMM (University of Perpignan), CEA LIST, Thales, Inpixal. The main objectives of the project were to propose new approaches to improve the efficiency of the floating-point to fixed-point conversion process and to provide a complete design flow for fixed-point refinement of complex applications. This infrastructure reduces the time-to-market by automating the fixed-point conversion and by mastering the trade-off between application quality and implementation cost. Moreover, this flow guarantees and validates the numerical behavior of the resulting implementation. The proposed infrastructure was validated on two real applications provided by the industrial partners. For more details see http://defis.lip6.fr. This project ended in 2015.

8.2.6. Labex CominLabs - BoWI (2012-2016)

Participants: Olivier Sentieys, Arnaud Carer.

The BoWi project (Body World Interactions) aims at designing an accurate gesture and body movement estimation using very-small and low-power wearable sensor nodes. It initially stems from a proposal of the CominLabs think thank focused on the society challenge called Digital Environment for the Citizen. It is also related to the social challenge ICT for Personalized Medicine and to the research track Energy Efficiency in ICT. The main objective of the project is to propose pioneer interfaces for an emerging interacting world based on smart environments (house, media, information and entertainment systems...). Basically the project relies on Wireless Body Areas Sensor Networks; the aim is the accurate Gesture and Body Movement estimation with extremely severe constraints in terms of footprint and power consumption according to on-body energy harvesting perspectives. The BoWI geolocation approach will combine radio communication distance measurement and inertial sensors and it will also strongly benefit from cooperative techniques based on multiple observations and distributed computation. Different types of applications, as health care, activity monitoring and environment control, will be considered and evaluated along with a human-machine interface expertise.
The scientific challenge is global and deals with the solution to be interactively invented by all partners: a short-range geolocation method based on distributed and cooperating devices processing multisource data issued from radio-communication distance estimation and integrated inertial sensors. It includes several specific contributions:

- Dynamic and cooperative communication coding and protocol for inter-nodes communications. This includes cooperative communications and protocols such as cooperative MIMO, relaying, error coding, network coding and MAC and wake-up radio protocols.
- Node hardware/software architecture design and self-adaptive distributed processing for geolocation with aggressive low-power run-time optimisation.
- Channel models and antennas for short-range communications. This study will be performed for various radio standards from upcoming BAN 802.15.6, 802.15.4a technologies to future UWB solutions.
- Channel models and antennas for WBASN at millimeter waves. This is a promising perspective for antenna miniaturization, however no front-ends are yet available.
- In depth and specific analysis of human-machine interactions to set system constrains and define user requirement according to various application perspectives.

In practice the BoWi partners aim to deliver the design of basic components, a prototype based on available radio front-ends and energy harvesting devices as well as a system simulator including mm-wave models. Results will also concern the specification of future radio-front ends. The BoWi involves CAIRN, IRISA Granit (Lannion), IETR (Rennes), and Lab-STICC (Brest, Lorient, Vannes). For more details see http://www.bowi.cominlabs.ueb.eu/fr.

8.2.7. Labex CominLabs - 3DCORE (2014-2018)

Participants: Olivier Sentiyes, Daniel Chillet, Cédric Killian, Jiating Luo, Van Dung Pham.

3DCORE (3D Many-Core Architectures based on Optical Network on Chip) is a project which involves CAIRN, FOTON (Rennes, Lannion) and Institut des Nanotechnologies de Lyon. 3D integration in the ultra deep submicron domain means the implementation of billions of transistors or of hundreds of cores on a single chip with the need to ensure a large number of exchanges between cores, and the obligation to limit the power consumption. Focusing on system integration rather than transistor density, allows for both functional and technological diversification in integrated systems. The functional diversification allows for non-digital functionalities to migrate from the board level into the (on-)chip level. This allows for integration of new technologies that enable high performance, low power, high reliability, low cost, and high design productivity. The use of Optical Network-on-Chip (ONoC) promises to deliver significantly increased bandwidth, increased immunity to electromagnetic noise, decreased latency, and decreased power consumption while wavelength routing and Wavelength Division Multiplexing (WDM) contributes to the valuable properties of optical interconnect by permitting low contention or even contention free routing. WDM allows for multiple signals to be transmitted simultaneously, facilitating higher throughput. Individual realization of CMOS compatible optical components, such as, waveguides, modulators, and detectors lets the community foresee that such integration may be possible in the next ten years. The aim of the project is therefore to investigate new optical interconnect solutions to enhance by 2 to 3 magnitude orders energy efficiency and data rate of on-chip interconnect in the context of a many-core architecture targeting both embedded and high-performance computing. Moreover, we envisage taking advantage of 3D technologies for designing a specific photonics layer suitable for a flexible and energy efficient high-speed optical network on chip (ONoC).


Participants: Emmanuel Casseau, Arnaud Tisserand.
RELIASIC (Reliable Asic) is a project which involves CAIRN, Lab-STICC (University of Bretagne Sud) and IETR (Institut d’Electronique et de Télécommunications de Rennes). One of the most critical challenges of the next design technologies will be fault-tolerant computation. The increase in integration density and the requirement of low-energy consumption can only be sustained through low-powered components, with the drawback of a looser robustness against transient errors. In the near future, electronic gates to process information will be inherently unreliable. New techniques will be required to increase the reliability of operators and components. The aim of the project is to address this problem with a bottom-up approach, starting from an existing application as a use case (a GPS receiver) and adding some redundant mechanisms to allow the GPS receiver to be tolerant to transient errors due to low voltage supply.


Participants: Arnaud Tisserand, Nicolas Veyrat-Charvillon, Karim Bigou, Gabriel Gallin.

H-A-H for Hardware and Arithmetic for Hyperelliptic Curves Cryptography is a project on advanced arithmetic representation and algorithms for hyper-elliptic curve cryptography. It involves IRISA-CAIRN (Lannion) and IRMAR (Rennes).

Arithmetic has an important role to play in providing algorithms robust against physical attacks (e.g., analysis of the power consumption, electromagnetic radiations or computation timings). Currently, there are only a very few hardware implementations of HECC (without any open source availability). This project will provide novel implementations of HECC based cryptographic algorithms on custom hardware platforms. For more details see http://h-a-h.inria.fr/.

8.3. European Initiatives

8.3.1. FP7 FLEXTILES

Participants: Olivier Sentiyes, Emmanuel Casseau, Daniel Chillet, Philippe Quémerais, Christophe Huriaux.

Program: FP7-ICT-2011-7
Project acronym: Flextiles
Coordinator: Thales
Other partners: Thales (FR), UR1 (FR), KIT (GE), TU/e (NL), CSEM (SW), CEA LETI (FR), Sundance (UK)

Project title: Self Adaptive Heterogeneous Manycore Based on Flexible Tiles

A major challenge in computing is to leverage multi-core technology to develop energy-efficient high performance systems. This is critical for embedded systems with a very limited energy budget as well as for supercomputers in terms of sustainability. Moreover the efficient programming of multi-core architectures, as we move towards manycores with more than a thousand cores predicted by 2020, remains an unresolved issue. The FlexTiles project defined and developed an energy-efficient yet programmable heterogeneous manycore platform with self-adaptive capabilities. The manycore is associated with an innovative virtualisation layer and a dedicated tool-flow to improve programming efficiency, reduce the impact on time to market and reduce the development cost by 20 to 50%. FlexTiles raised the accessibility of the manycore technology to industry - from small SMEs to large companies - thanks to its programming efficiency and its ability to adapt to the targeted domain using embedded reconfigurable technologies. This project ended in 2015.

8.3.2. FP7 ALMA

Participants: Steven Derrien, Olivier Sentiyes, Ali Hassan El-Moussawi.

Program: FP7-ICT-2011-7
Project acronym: Alma
Project title: Architecture oriented parallelization for high performance embedded Multicore systems using scilAb
Coordinator: KIT
Other partners: KIT (GE), UR1 (FR), Recore Systems (NL), Univ. of Peloponnese (GR), TEI-MES (GR), Intracom SA (GR), Fraunhofer (GE)
The mapping process of high performance embedded applications to today’s multiprocessor system on chip devices suffers from a complex toolchain and programming process. The problem here is the expression of parallelism with a pure imperative programming language which is commonly C. This traditional approach limits the mapping, partitioning and the generation of optimized parallel code, and consequently the achievable performance and power consumption of applications from different domains. The Architecture oriented paraLlelization for high performance embedded Multicore systems using scilab (ALMA) project aimed to bridge these hurdles through the introduction and exploitation of a Scilab-based toolchain which enables the efficient mapping of applications on multiprocessor platforms from high-level abstraction descriptions. This holistic solution of the toolchain allows the complexity of both the application and the architecture to be hidden, which leads to a better acceptance, reduced development cost and shorter time-to-market. Driven by the technology restrictions in chip design, the end of Moore’s law and an unavoidable increasing request of computing performance, ALMA was a fundamental step forward in the necessary introduction of novel computing paradigms and methodologies. This project ended in 2015.

8.4. International Initiatives

8.4.1. Inria Associate Teams

8.4.1.1. HARDIESSE

Title: Heterogeneous Accelerators for Reconfigurable DynamIc, Energy efficient, Secure SystEms
International Partner (Institution - Laboratory - Researcher):
University of Massachusetts at Ahmerst (United States) - Department of Electrical and Computer Engineering - Prof. Russel Tessier and Prof. Maciej Ciesielski
Start year: 2014
See also: https://team.inria.fr/cairn/hardiesse/

Rapid evolutions of applications and standards require frequent in-the-field system modifications and thus strengthens the need for adaptive devices. This need for a strong flexibility, combined with technology evolution (and the so-called power wall) has motivated the surge towards the use of multiple processor cores on a single chip (MPSoC). While it is now clear that we have entered the multi-core era, it is however indisputable that, especially for energy-efficient embedded systems, these architectures will have to be heterogeneous, by combining processor cores and specialized accelerators. We foresee a need for systems able to continuously adapt themselves to changing environments where software updates alone will not be enough for tackling energy management and error tolerance challenges. We believe that a dynamic and transparent adaptation of the hardware structure is the key to success. Security will also be an important challenge for embedded devices. Protections against physical attacks will have to be integrated in all secured components. In this Associated Team, we will study new reconfigurable structures for such hardware accelerators with specific focus on: energy efficiency, runtime dynamic reconfiguration, security, and verification.

8.4.2. Inria International Partners

8.4.2.1. Declared Inria International Partners

8.4.2.1.1. LRS

Title: Loop unRolling Stones: compiling in the polyhedral model
International Partner (Institution - Laboratory - Researcher):
Colorado State University (United States) - Department of Computer Science - Prof. Sanjay Rajopadhye

8.4.2.1.2. DAVIAP

Title: From DAtaflow-based VIdeo Appications to embedded multicore Platforms
International Partner (Institution - Laboratory - Researcher):
8.4.2.3. HARAMCOP
Title: Hardware accelerators modeling using constraint-based programming
International Partner (Institution - Laboratory - Researcher):
Lund University (Sweden) - Department of Computer Science - Prof. Krzysztof Kuchcinski

8.4.2.4. SPINACH
Title: Secure and low-Power sensor Networks Circuits for Healthcare embedded applications
International Partner (Institution - Laboratory - Researcher):
University College Cork (Ireland) - Department of Electrical and Electronic Engineering -
Prof. Liam Marnane and Prof. Emanuel Popovici
Arithmetic operators for cryptography, side channel attacks for security evaluation, energy-
harvesting sensor networks, and sensor networks for health monitoring.

8.4.2.2. Informal International Partners
Imec (Belgium), Optimization of embedded systems using fixed-point arithmetic, fault-tolerant computing architectures.
Ecole Polytechnique Fédérale de Lausanne - EPFL (Switzerland), Optimization of embedded systems using fixed-point arithmetic.
Technical University of Madrid - UPM (Spain), Optimization of embedded systems using fixed-point arithmetic.
LSSI laboratory, Québec University in Trois-Rivières (Canada), Design of architectures for digital filters and mobile communications.
Department of Electrical and Computer Engineering, University of Patras (Greece), Wireless Sensor Networks, Data Merging, Priority Scheduling, Loop Transformations for Memory Optimizations.
Karlsruhe Institute of Technology - KIT (Germany), Loop parallelization and compilation techniques for embedded multicores.
Ruhr - University of Bochum - RUB (Germany), Reconfigurable architectures.
University of Science and Technology of Hanoi (Vietnam), Participation of several CAIRN’s members in the Master ICT / Embedded Systems.

8.5. International Research Visitors

8.5.1. Visits of International Scientists
Prof. Liam Marnane, Dept. of Electrical and Electronic Engineering, University College, Cork, Ireland, for two weeks in October. This visit was founded by ENSSAT.
Prof. Emanuel Popovici, Dept. of Electrical and Electronic Engineering, University College, Cork, Ireland, for two weeks in July. This visit was founded by ENSSAT.
Dr. Michele Magno, Integrated Systems Laboratory, ETH Zurich, Switzerland, for two weeks in June. This visit was founded by ENSSAT.
Prof. Guy Lemieux, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada, for two weeks in December. This visit was founded by HARDIESSE Inria Associate Team.
Prof. Russel Tessier, University of Massachusetts, Amherst, US, for one week in December. This visit was founded by HARDIESSE Inria Associate Team.
Porf. Renato J. Cintra, Department of Statistics, Universidade Federal de Pernambuco, Recife, Brazil, for six months from January 2015.

8.5.1.1. Internships

Minh Thanh Cong, Master ICT, University of Science and Technology of Hanoi, Vietnam, from Apr 2015 until Sep 2015.
Chi Dinh Ma, Master ICT, University of Science and Technology of Hanoi, Vietnam, from Apr 2015 until Sep 2015.

8.5.2. Visits to International Teams

Simon Rockiki visited University of Massachusetts, Amherst, US, for 6 months from January to July 2015. This visit was founded by HARDIESSE Inria Associate Team.

9. Dissemination

9.1. Promoting Scientific Activities

9.1.1. Scientific events selection

9.1.1.1. Chair of conference program committees

A. Tisserand was program co-chair of the 22nd IEEE Symposium on Computer Arithmetic (Lyon, 22-24 June 2015) [65].

O. Sentieys was Track Chair at IEEE NEWCAS.

9.1.1.2. Member of the conference program committees

D. Chillet was member of the technical program committee of HiPEAC RAPIDO, HiPEAC WRC, MCSoC, DCIS, ComPAS, DASIP, LP-EMS, ARC.

A. Tisserand was a member of technical program committee of the following conferences: IEEE ARITH 2015, DASIP 2015, IEEE NEWCAS 2015, IEEE PATMOS 2015 and IEEE Reconfig 2015.

S. Derrien was a member of technical program committee of IEEE FPL.

O. Sentieys was a member of technical program committee of IEEE FPL, ACM ENSSys, FSP, FPGA4GPC.

9.1.2. Journal

9.1.2.1. Member of the editorial boards

D. Chillet is member of the Editor Board of Journal of Real-Time Image Processing (JRTIP).


A. Tisserand is Associate Editor of IEEE Transactions on Computers. He is a member of the editorial board of the International Journal of High Performance Systems Architecture, Inderscience.
9.1.3. Invited talks

O. Sentieys gave an invited lecture at FETCH (École d’hiver Francophone sur les Technologies de Conception des Systèmes embarqués Hétérogènes), Louvain, Belgium, in January 2015 on "Domain-Specific Computing Platforms: the Ultimate Energy-Efficiency of Hardware Accelerators".


A. Tisserand has been invited speaker at the international conference on elliptic curve cryptography (ECC) [29].

A. Tisserand gave an invited lecture at the CNRS ARCHI 2015 summer school on "Processor Extensions for Security".

9.1.4. Leadership within the scientific community

D. Chillet is member of the Board of Directors of Gretsi Association.

F. Charot, O. Sentieys and A. Tisserand are members of the steering committee of a CNRS spring school for graduate students on embedded systems architectures and associated design tools (ARCHI).

O. Sentieys and A. Tisserand are members of the steering committee of a CNRS spring school for graduate students on low-power design (ECOFAC).

A. Tisserand is co-organizer and president of scientific council of Seminar on Security of Embedded Electronic Systems (IRISA-DGA).

O. Sentieys is a member of the steering committee of the GDR SOC-SIP.

9.1.5. Scientific expertise

D. Chillet was member of the French National University Council since 2009 in signal processing and electronics (Conseil National des Universités en 61e section).

D. Chillet was member of the Permanent Committee of the French National University Council since November 2011 in signal processing and electronics (Commission Permanente du Conseil National des Universités en 61e section).

A. Tisserand was member of the French National University Council since 2011 in computer science (Conseil National des Universités en 27e section).

O. Sentieys was responsible for some scientific evaluations (HCERES).

9.2. Teaching - Supervision - Juries

9.2.1. Teaching

E. Casseau: signal processing, 16h, ENSSAT (L3)
E. Casseau: low power design, 6h, ENSSAT (M1)
E. Casseau: real time design methodology, 24h, ENSSAT (M1)
E. Casseau: computer architecture, 36h, ENSSAT (M1)
E. Casseau: system on chip and verification, 10h, Master by Research (SISEA) and ENSSAT (M2)
E. Casseau: high level synthesis, 12h, Master by Research (SISEA) and ENSSAT (M2)
E. Casseau: advanced processor architectures, 25h, University of Science and Technology of Hanoi (M2)
S. Derrien: component and system synthesis, 20h, Master by Research (MRI ISTIC) (M2)
S. Derrien: computer architecture, 12h, ENS Rennes (L3)
S. Derrien: computer architecture, 24h, ISTIC(L3)
S. Derrien: introduction to operating systems, 8h, ISTIC (M1)
S. Derrien: embedded architectures, 48h, ISTIC (M1)
S. Derrien: high-level synthesis, 6h, ISTIC (M1)
S. Derrien: software engineering project, 40h, ISTIC (M1)
F. Charot: processor architecture, 25h University of Science and Technology of Hanoi (M1)
D. Chillet: embedded processor architecture, 20h, ENSSAT (M1)
D. Chillet: VHDL, 10h, ENSSAT (M1)
D. Chillet: multimedia processor architectures, 24h, ENSSAT (M2)
D. Chillet: advanced processor architectures, 24h, Master by Research (SISEA) and ENSSAT (M2)
D. Chillet: low-power digital CMOS circuits, 6h, Telecom Bretagne and University of Occidental Brittany (UBO) (M2)
C. Killian: digital electronics, 62h, IUT Lannion (L1)
C. Killian: signal processing, 36h, IUT Lannion (L2)
C. Killian: automated measurements, 56h, IUT Lannion (L2)
C. Killian: measurement chain, 35h, IUT Lannion (L2)
C. Killian: embedded systems programming, 12h, IUT Lannion (L2)
A. Kritikakou: computer architecture, 50h, ISTIC, Univ. Rennes 1 (L3)
A. Kritikakou: operating systems, 24h, ISTIC, Univ. Rennes 1 (L3)
A. Kritikakou: multitasking operating systems, 45h, ISTIC, Univ. Rennes 1 (M1)
O. Sentieys: digital signal processing, 40h, ENSSAT (M1)
O. Sentieys: VLSI integrated circuit design, 40h, ENSSAT (M1)
A. Tisserand: multiprocessor architectures and programming, 20h, ENSSAT and Master by Research (SISEA) (M2)
C. Wolinski: computer architectures, 92h, ESIR (L3)
C. Wolinski: design of embedded systems, 48h, ESIR (M1)
C. Wolinski: signal, image, architecture, 26h, ESIR (M1)
C. Wolinski: programmable architectures, 10h, ESIR (M1)
C. Wolinski: component and system synthesis, 10h, Master by Research (MRI ISTIC) (M2)

9.2.2. Teaching Responsibilities

C. Wolinski is the Director of ESIR.
P. Quinton was the Director of Ecole Normale Supérieure de Rennes until end Aug. 2015.
D. Chillet was the Director of Academic Studies of ENSSAT until end Aug. 2015.
S. Derrien is the responsible of the first year of the Master of Computer Science at ISTIC since Sep. 2012.
O. Sentieys is responsible of the "Embedded Systems" branch of the SISEA Master by Research.
D. Chillet is the responsible of the ICT Master of University of Science and Technology of Hanoi and also co-responsible of the "Embedded Systems" speciality of this master.
C. Killian is the responsible of the second year of the Physical Measurement DUT at IUT of Lannion.

ENSSAT stands for “École Nationale Supérieure des Sciences Appliquées et de Technologie” and is an "École d’Ingénieurs” of the University of Rennes 1, located in Lannion.
ISTIC is the Electrical Engineering and Computer Science Department of the University of Rennes 1.
ESIR stands for “École supérieure d’ingénieur de Rennes” and is an "École d’Ingénieurs” of the University of Rennes 1, located in Rennes.
9.2.3. Supervision

PhD: Christophe Huriaux, Embedded reconfigurable hardware accelerators with efficient dynamic reconfiguration management, Dec. 2015, O. Sentieys, A. Courtay.
PhD in progress: Audrey Lucas, Software support resistant to passive and active attacks for asymmetric cryptography on (very) small computation cores, Dec. 2015, A. Tisserand.
PhD in progress: Van Dung Pham, Design space exploration in the context of 3D integration of multiprocessors interconnected by Optical Network-on-Chip, Dec 2014, O. Sentieys, D. Chillet, C. Killian, S. Le-Beux.

10. Bibliography

Major publications by the team in recent years


Publications of the year
Doctoral Dissertations and Habilitation Theses


Articles in International Peer-Reviewed Journals


[26] S. PIESTRAK. A note on RNS architectures for the implementation of the diagonal function, in "Information Processing Letters", 2015, pp. 1-9, https://hal.inria.fr/hal-01088395


Invited Conferences

[29] A. TISSERAND. Hardware Accelerators for ECC and HECC, in "ECC: 19th Workshop on Elliptic Curve Cryptography", Bordeaux, France, September 2015, https://hal.inria.fr/hal-01207422

International Conferences with Proceedings


[34] B. BARROIS, K. PARASHAR, O. SENTIEYS. Leveraging Power Spectral Density for Scalable System-Level Accuracy Evaluation, in "IEEE/ACM Conference on Design Automation and Test in Europe (DATE)", Dresden, Germany, March 2016, 6 p., https://hal.inria.fr/hal-01253494


Saint-Malo, France, T. GUNEYSU, H. HANDSCHUH (editors), Lecture notes in computer science, Springer, September 2015, vol. 9293, pp. 123-140 [DOI : 10.1007/978-3-662-48324-4_7], https://hal.inria.fr/hal-01199155


[38] F. CLADERA, M. GAUTIER, O. SENTIEYS. Channel-Aware Energy Optimization of OFDM Receivers Using Dynamic Precision Scaling in FPGAs, in "European Signal Processing Conference (EUSIPCO 2015)", Nice, France, August 2015, https://hal.archives-ouvertes.fr/hal-01175917

[39] Best Paper


[47] X.-C. Le, B. Vrignau, O. Sentieys. l1-norm Minimization Based Algorithm for Non-Intrusive Load Monitoring, in "IEEE International Conference on Pervasive Computing and Communication Workshops (PerCom Workshops), IEEE Workshop on Pervasive Energy Services", St. Louis, United States, March 2015, pp. 299 - 304 [DOI : 10.1109/PERCOMW.2015.7134052], https://hal.inria.fr/hal-01253514


[53] D. Pamula, A. Tisserand. Fast and Secure Finite Field Multipliers, in "DSD: Euromicro Conference on Digital System Design", Funchal, Portugal, August 2015 [DOI : 10.1109/DSD.2015.46], https://hal.inria.fr/hal-01169851


**National Conferences with Proceedings**


**Conferences without Proceedings**


**Books or Proceedings Editing**

[65] J.-M. Muller, A. Tisserand, J. Villalba Moreno (editors). *Proceedings of IEEE 22nd Symposium on Computer Arithmetic*, IEEE, Lyon, France, June 2015 [DOI : 10.1109/ARITH.2015.1], https://hal.inria.fr/hal-01233867
Other Publications

[66] K. Bigou, A. Tisserand. RNS Modular Computations for Cryptographic Applications, April 2015, RAIM: 7ème Rencontre Arithmétique de l’Informatique Mathématique, Poster, https://hal.inria.fr/hal-01141347


[70] O. Sentieys, D. Menard, D. Novo, K. Parashar. Fixed-point refinement, a guaranteed approach towards energy efficient computing, March 2015, Tutorial at IEEE/ACM Design Automation and Test in Europe (DATE’15), https://hal.inria.fr/hal-01253496

References in notes


Run-time support for heterogeneous multitasking on reconfigurable SoCs, in "Integration, the VLSI journal", 2004, vol. 38, pp. 107–130

ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix, in "Proc. Int. Conf. on Field Programmable Logic and Applications", Springer, 2003, pp. 61–70


A survey of coarse-grain reconfigurable architectures and CAD tools", Springer Verlag, 2007

