Team DaRT

Members
Overall Objectives
Scientific Foundations
Application Domains
Software
New Results
Contracts and Grants with Industry
Other Grants and Activities
Dissemination
Bibliography

Section: Other Grants and Activities

International initiatives

ECSI

The European Electronic Chips & Systems design Initiative Missions are to identify, develop and promote efficient methods for electronic system design, with particular regards to the needs of the System-on-Chip and to provide ECSI members with a competitive advantage in this domain for the benefit of the European industry. The list of participants is on:

http://www.ecsi.org .

Our team became an ECSI member in 2004. In this context we organized the ECSI conference in Lille: FDL'04. Pierre Boulet is a member of the executive committee of ECSI and secretary of ECSI.

University of California - Irvine

We started collaboration with the Center of Embedded Computer Systems (CECS) of the University of California at Irvine around networks on-chip design. Our objective consists mainly in modelling high performance networks as multistage Delta networks as cycle accurate, SystemC, reusable IPs [68] . We plan to continue this in this topic our collaboration and move in the future to FPGA implementations of these networks. In fact, aspects of dynamic reconfiguration of FPGAs make them very adapted to 'intelligent' NoC implementation.

University of Montreal

The collaboration with University of Montreal laboratory continued this year. The interested laboratory is the LASSO (Laboratoire d'Analyse et de Synthèse des Systèmes Ordinés (http://www.iro.umontreal.ca/~lablasso/lablasso/ )), from DIRO department (Département d'Informatique et de Recherche Opérationnelle (http://www.iro.umontreal.ca )). Student Frédéric Bastien came in the team during two months, and worked on the VHDL description of a massively parallel machine on FPGA.

University of Oran

A collaboration has started with the university of Oran, Algeria. Abou El Hassan Benyamina has been invited for one year (mid 2006 to mid 2007) to initiate the collaboration. He is working with Pierre Boulet on scheduling and mapping algorithms for SoC.


previous
next

Logo Inria